Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	19d ago
viewers	dac8563tdscr: viewers · Ray	19d ago
dac8563tdscr-etched.glb	dac8563tdscr: factory component page (tier=lcsc) · Ray	19d ago
dac8563tdscr-etched.step	dac8563tdscr: factory component page (tier=lcsc) · Ray	19d ago
dac8563tdscr-hero.glb	dac8563tdscr: hero GLB from the etched model (keeps the MPN mark) · Ray	19d ago
dac8563tdscr-hero.overlay.json	Publish 0.1.0 · Ray	19d ago
dac8563tdscr.glb	Publish 0.1.0 · Ray	19d ago
dac8563tdscr.kicad_mod	Publish 0.1.0 · Ray	19d ago
dac8563tdscr.kicad_sym	Publish 0.1.0 · Ray	19d ago
dac8563tdscr.lbr	Publish 0.1.0 · Ray	19d ago
dac8563tdscr.step	Publish 0.1.0 · Ray	19d ago
package.json	Publish 0.1.0 · Ray	19d ago
page.json	Set visibility: public · Ray	19d ago
README.md	Publish 0.1.0 · Ray	19d ago

DAC8563TDSCR

Texas Instruments · Digital To Analog Converters (DACs) · WSON-10-EP(3x3)

DAC8563TDSCR from Texas Instruments, in a WSON-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	VOUTA	output	Analog output voltage from DAC-A.
2	VOUTB	output	Analog output voltage from DAC-B.
3	GND	power_in	Ground reference point for all circuitry on the device.
4	LDAC	input	Must be tied to GND permanently or held low before commands are sent in synchronous mode; in asynchronous mode a negative edge triggers simultaneous DAC updates.
5	CLR	input	Falling-edge-sensitive asynchronous clear input that loads zero scale (DACxx62T) or mid-scale (DACxx63T) to all input and DAC registers.
6	SYNC	input	Active-low, level-triggered frame synchronization input; a rising edge before the 24th clock falling edge interrupts and discards the write sequence. Schmitt-trigger logic input.
7	SCLK	input	Serial clock input supporting data transfer rates up to 50 MHz; Schmitt-trigger logic input.
8	DIN	input	Serial data input; data are clocked into the 24-bit input shift register on each falling edge of SCLK; Schmitt-trigger logic input.
9	AVDD	power_in	Power-supply input, 2.7 V to 5.5 V.
10	VREFIN/VREFOUT	bidirectional	Bidirectional voltage reference pin: acts as a reference input for external reference use, or provides a 2.5-V output when the internal reference is used.
11	EP	passive	Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	WSON-10-EP(3x3)
Category	ADC/DAC/Data Conversion
Pins	11

CAD (KiCad official)

Symbol: DAC8563TDSCR
Footprint: Package_SON:VSON-10-1EP_3x3mm_P0.5mm_EP1.2x2mm
3D model: WSON-10-EP(3x3) (KiCad packages3D, STEP)
3D model files: dac8563tdscr-etched.step / dac8563tdscr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8563tdscr.step / dac8563tdscr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (63 pp, sha256 c924f9150c60d73e, retrieved 2026-10-11, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF