main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers dac8563sqdgsrq1: viewers · Ray 3d ago
dac8563sqdgsrq1-etched.glb dac8563sqdgsrq1: factory component page (tier=lcsc) · Ray 3d ago
dac8563sqdgsrq1-etched.step dac8563sqdgsrq1: factory component page (tier=lcsc) · Ray 3d ago
dac8563sqdgsrq1-hero.glb Publish 0.1.0 · Ray 3d ago
dac8563sqdgsrq1-hero.overlay.json Publish 0.1.0 · Ray 3d ago
dac8563sqdgsrq1.glb Publish 0.1.0 · Ray 3d ago
dac8563sqdgsrq1.kicad_mod Publish 0.1.0 · Ray 3d ago
dac8563sqdgsrq1.kicad_sym Publish 0.1.0 · Ray 3d ago
dac8563sqdgsrq1.lbr Publish 0.1.0 · Ray 3d ago
dac8563sqdgsrq1.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Initial commit: component/dac8563sqdgsrq1 · Ray 3d ago

DAC8563SQDGSRQ1

Texas Instruments · Digital To Analog Converters (DACs) · VSSOP-10-0.5mm

DAC8563SQDGSRQ1 from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Analog output voltage from DAC-A.
2 VOUTB output Analog output voltage from DAC-B.
3 GND power_in Ground reference point for all circuitry on the device.
4 LDAC input In asynchronous mode, negative edge-triggered timing signal for simultaneous DAC updates; in synchronous mode, must be connected to GND or held low before commands.
5 CLR input Asynchronous clear input, falling-edge sensitive; when activated, loads mid-scale to all input and DAC registers for DAC8563-Q1; device exits clear mode on 24th falling edge of next write.
6 SYNC input Level-triggered control input (active-low); frame synchronization signal for input data; Schmitt-trigger logic input.
7 SCLK input Serial clock input; data can be transferred at rates up to 50 MHz; Schmitt-trigger logic input.
8 DIN input Serial data input; 24-bit input shift register; data clocked on each falling edge of SCLK; Schmitt-trigger logic input.
9 AVDD power_in Power-supply input, 2.7 V to 5.5 V.
10 VREFIN/VREFOUT bidirectional Bidirectional voltage reference pin; if internal reference is used, outputs 2.5 V with ±5 mV initial accuracy and 4 ppm/°C temperature drift; capable of providing or sinking up to 20 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category ADC/DAC/Data Conversion
Pins 10

CAD (KiCad official)

  • Symbol: DAC8563SQDGSRQ1
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: dac8563sqdgsrq1-etched.step / dac8563sqdgsrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8563sqdgsrq1.step / dac8563sqdgsrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (56 pp, sha256 3dc6a01184f32593, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF