component

DAC8562SDGSR

Public Made by Adom

by adom

Texas Instruments Digital To Analog Converters (DAC), VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitiondac8562sdgsrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers dac8562sdgsr: viewers · Ray 3d ago
dac8562sdgsr-etched.glb dac8562sdgsr: factory component page (tier=lcsc) · Ray 3d ago
dac8562sdgsr-etched.step dac8562sdgsr: factory component page (tier=lcsc) · Ray 3d ago
dac8562sdgsr-hero.glb Publish 0.1.0 · Ray 3d ago
dac8562sdgsr-hero.overlay.json Publish 0.1.0 · Ray 3d ago
dac8562sdgsr.glb Publish 0.1.0 · Ray 3d ago
dac8562sdgsr.kicad_mod Publish 0.1.0 · Ray 3d ago
dac8562sdgsr.kicad_sym Publish 0.1.0 · Ray 3d ago
dac8562sdgsr.lbr Publish 0.1.0 · Ray 3d ago
dac8562sdgsr.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Initial commit: component/dac8562sdgsr · Ray 3d ago

DAC8562SDGSR

Texas Instruments · Digital To Analog Converters (DAC) · VSSOP-10-0.5mm

DAC8562SDGSR from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Analog output voltage from DAC-A with full-scale range of 2.5 V or 5 V depending on configuration.
2 VOUTB output Analog output voltage from DAC-B with full-scale range of 2.5 V or 5 V depending on configuration.
3 GND power_in Ground reference point for all circuitry on the device.
4 LDAC input Negative edge-triggered signal for simultaneous DAC updates in asynchronous mode; must be connected to GND permanently or held low in synchronous mode.
5 CLR input Falling-edge sensitive asynchronous clear input that loads zero scale to DAC8562 or mid-scale to DACxx63 registers, exiting clear mode on the 24th falling edge of the next write.
6 SYNC input Active-low level-triggered frame synchronization signal enabling the input shift register with DAC output update on the 24th clock falling edge; rising edge before the 23rd clock acts as write interrupt.
7 SCLK input Serial clock input with Schmitt-trigger logic supporting data transfer rates up to 50 MHz.
8 DIN input Serial data input with Schmitt-trigger logic that clocks data into the 24-bit input shift register on each falling edge of SCLK.
9 AVDD power_in Power-supply input voltage with operating range from 2.7 V to 5.5 V.
10 VREFIN/VREFOUT bidirectional Bidirectional voltage reference pin that outputs 2.5 V when internal reference is used, can source or sink up to 20 mA, with initial accuracy of ±5 mV and temperature drift of 4-ppm/°C.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category Data Acquisition
Pins 10

CAD (KiCad official)

  • Symbol: DAC8562SDGSR
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: dac8562sdgsr-etched.step / dac8562sdgsr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8562sdgsr.step / dac8562sdgsr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (63 pp, sha256 3fbba20baac4cf7e, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF