main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23h ago
viewers dac8560iadgkt: viewers · Ray 23h ago
dac8560iadgkt-etched.glb dac8560iadgkt: factory component page (tier=lcsc) · Ray 23h ago
dac8560iadgkt-etched.step dac8560iadgkt: factory component page (tier=lcsc) · Ray 23h ago
dac8560iadgkt-hero.glb dac8560iadgkt: hero GLB from the etched model (keeps the MPN mark) · Ray 20h ago
dac8560iadgkt-hero.overlay.json Publish 0.1.0 · Ray 23h ago
dac8560iadgkt.glb Publish 0.1.0 · Ray 23h ago
dac8560iadgkt.kicad_mod Publish 0.1.0 · Ray 23h ago
dac8560iadgkt.kicad_sym Publish 0.1.0 · Ray 23h ago
dac8560iadgkt.lbr Publish 0.1.0 · Ray 23h ago
dac8560iadgkt.step Publish 0.1.0 · Ray 23h ago
package.json Publish 0.1.0 · Ray 23h ago
page.json Set visibility: public · Ray 23h ago
README.md Initial commit: component/dac8560iadgkt · Ray 23h ago

DAC8560IADGKT

Texas Instruments · Digital To Analog Converters (DACs) · VSSOP-8-0.65mm

DAC8560IADGKT from Texas Instruments, in a VSSOP-8-0.65mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply input, which must be operated from 2.7 V to 5.5 V (VDD to GND).
2 VREF power_in Reference voltage input/output; the internal 2.5 V reference is enabled by default and can source or sink up to 20 mA at this pin.
3 VFB input Feedback connection for the output amplifier; for voltage output operation it must be tied to VOUT externally.
4 VOUT output Analog output voltage from the DAC, driven by an output amplifier with rail-to-rail operation.
5 SYNC input Level-triggered active-LOW frame synchronization input with Schmitt-trigger logic; the DAC output updates after the 24th clock, and if SYNC is taken HIGH before the 24th clock edge the write sequence is ignored.
6 SCLK input Serial clock input with Schmitt-trigger logic.
7 DIN input Serial data input clocked into the 24-bit input shift register on each falling edge of SCLK, with Schmitt-trigger logic.
8 GND power_in Ground reference point for all circuitry on the device.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8-0.65mm
Category ADC/DAC/Data Conversion
Pins 8

CAD (KiCad official)

  • Symbol: DAC8560IADGKT
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.65mm (KiCad packages3D, STEP)
  • 3D model files: dac8560iadgkt-etched.step / dac8560iadgkt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8560iadgkt.step / dac8560iadgkt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 22f6d2eb0c9480a8, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF