component
DAC8555IPW
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DAC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownDAC8555IPW
Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-16
DAC8555IPW from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Analog output voltage from DAC A, output voltage range 0 to VREFH V. |
| 2 | VOUTB | output | Analog output voltage from DAC B, output voltage range 0 to VREFH V. |
| 3 | VREFH | input | Positive reference voltage input, voltage range 0 to AVDD V. |
| 4 | AVDD | power_in | Power supply input, supply voltage range 2.7V to 5.5V. |
| 5 | VREFL | input | Negative reference voltage input, voltage range 0 to AVDD/2 V. |
| 6 | GND | power_in | Ground reference point for all circuitry on the device. |
| 7 | VOUTC | output | Analog output voltage from DAC C, output voltage range 0 to VREFH V. |
| 8 | VOUTD | output | Analog output voltage from DAC D, output voltage range 0 to VREFH V. |
| 9 | SYNC | input | Frame synchronization control input (active LOW) that enables the 24-bit input shift register. |
| 10 | SCLK | input | Serial clock input supporting data transfer rates up to 50MHz with Schmitt-trigger logic. |
| 11 | DIN | input | Serial data input clocked into the 24-bit shift register on falling edges of SCLK with Schmitt-trigger logic. |
| 12 | IOVDD | power_in | Digital input-output power supply with voltage range 1.8V to 5.5V. |
| 13 | RST | input | Asynchronous reset input (active LOW) that resets all DAC channels to zero-scale or midscale based on RSTSEL. |
| 14 | RSTSEL | input | Reset select input that determines reset voltage (LOW = zero-scale, HIGH = midscale) and input coding (binary or 2's complement). |
| 15 | ENABLE | input | Active LOW control input that connects the SPI interface to the serial port. |
| 16 | LDAC | input | Rising-edge triggered input that loads all DAC output registers. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Data Acquisition |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
DAC8555IPW - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
dac8555ipw-etched.step/dac8555ipw-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac8555ipw.step/dac8555ipw.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (31 pp, sha256
f63797dbf9ec2a01, retrieved 2026-10-01, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).