← Commit history

Initial commit: component/dac8168iapwr

Ray ·7693d5431d ·6h ago
2 files changed +285
README.mdadded+51
@@ -0,0 +1,51 @@+# DAC8168IAPWR++**Texas Instruments** · Digital To Analog Converters (DAC) · TSSOP-14++DAC8168IAPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | SYNC | input | Level-triggered control input (active low) for frame synchronization; Schmitt-trigger logic input. |+| 2 | AVDD | power_in | Power-supply input, 2.7V to 5.5V. |+| 3 | VOUTA | output | Analog output voltage from DAC A with 0V to AVDD rail-to-rail range. |+| 4 | VOUTC | output | Analog output voltage from DAC C with 0V to AVDD rail-to-rail range. |+| 5 | VOUTE | output | Analog output voltage from DAC E with 0V to AVDD rail-to-rail range. |+| 6 | VOUTG | output | Analog output voltage from DAC G with 0V to AVDD rail-to-rail range. |+| 7 | VREFIN/VREFOUT | passive | Positive reference input or reference output, 2.5V if internal reference used; minimum 100nF capacitor recommended to GND for noise filtering. |+| 8 | VOUTH | output | Analog output voltage from DAC H with 0V to AVDD rail-to-rail range. |+| 9 | VOUTF | output | Analog output voltage from DAC F with 0V to AVDD rail-to-rail range. |+| 10 | VOUTD | output | Analog output voltage from DAC D with 0V to AVDD rail-to-rail range. |+| 11 | VOUTB | output | Analog output voltage from DAC B with 0V to AVDD rail-to-rail range. |+| 12 | GND | power_in | Ground reference point for all circuitry on the device. |+| 13 | DIN | input | Serial data input clocked into 32-bit shift register on each falling edge of serial clock input; Schmitt-trigger logic input. |+| 14 | SCLK | input | Serial clock input with data transfer rates up to 50MHz; Schmitt-trigger logic input. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TSSOP-14 |+| Category | Data Acquisition |+| Pins | 14 |++## CAD (KiCad official)++- Symbol: `DAC8168IAPWR`+- Footprint: `Package_SO:TSSOP-14_4.4x5mm_P0.65mm`+- 3D model: TSSOP-14 (KiCad packages3D, STEP)+- 3D model files: `dac8168iapwr-etched.step` / `dac8168iapwr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `dac8168iapwr.step` / `dac8168iapwr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/dac7568) (72 pp, sha256 `e14f8beb0a8c704b`, retrieved 2026-10-07, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/dac8168iapwr-datasheet.pdf)
page.jsonadded+234
@@ -0,0 +1,234 @@+{+  "slug": "dac8168iapwr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Digital To Analog Converters (DAC), TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "data acquisition",+    "dac8168iapwr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "dac8168iapwr.kicad_sym",+    "dac8168iapwr.kicad_mod",+    "dac8168iapwr.glb",+    "dac8168iapwr.step",+    "dac8168iapwr.lbr",+    "docs/hero.png",+    "docs/dac8168iapwr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "dac8168iapwr-hero.glb",+    "dac8168iapwr-hero.overlay.json"+  ],+  "component": {+    "mpn": "DAC8168IAPWR",+    "manufacturer": "Texas Instruments",+    "package": "TSSOP-14",+    "pin_count": 14,+    "category": "Data Acquisition",+    "subcategory": "Digital To Analog Converters (DAC)",+    "datasheet": "https://www.ti.com/cn/lit/gpn/dac7568",+    "parts": {+      "symbol": "dac8168iapwr.kicad_sym",+      "footprint": "dac8168iapwr.kicad_mod",+      "model_3d": "dac8168iapwr-hero.glb",+      "model_3d_plain": "dac8168iapwr.glb",+      "model_3d_step": "dac8168iapwr-etched.step",+      "model_3d_step_plain": "dac8168iapwr.step",+      "lbr": "dac8168iapwr.lbr"+    },+    "distributor_links": {+      "lcsc": "C2679970",+      "digikey": "DAC8168IAPWR-ND",+      "mouser": "595-DAC8168IAPWR"+    },+    "distributor_check": {+      "checked_at": "2026-10-07T08:39:13Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "DAC8168IAPWR-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-DAC8168IAPWR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "SYNC",+        "type": "input",+        "description": "Level-triggered control input (active low) for frame synchronization; Schmitt-trigger logic input."+      },+      {+        "number": "2",+        "name": "AVDD",+        "type": "power_in",+        "description": "Power-supply input, 2.7V to 5.5V."+      },+      {+        "number": "3",+        "name": "VOUTA",+        "type": "output",+        "description": "Analog output voltage from DAC A with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "4",+        "name": "VOUTC",+        "type": "output",+        "description": "Analog output voltage from DAC C with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "5",+        "name": "VOUTE",+        "type": "output",+        "description": "Analog output voltage from DAC E with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "6",+        "name": "VOUTG",+        "type": "output",+        "description": "Analog output voltage from DAC G with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "7",+        "name": "VREFIN/VREFOUT",+        "type": "passive",+        "description": "Positive reference input or reference output, 2.5V if internal reference used; minimum 100nF capacitor recommended to GND for noise filtering."+      },+      {+        "number": "8",+        "name": "VOUTH",+        "type": "output",+        "description": "Analog output voltage from DAC H with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "9",+        "name": "VOUTF",+        "type": "output",+        "description": "Analog output voltage from DAC F with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "10",+        "name": "VOUTD",+        "type": "output",+        "description": "Analog output voltage from DAC D with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "11",+        "name": "VOUTB",+        "type": "output",+        "description": "Analog output voltage from DAC B with 0V to AVDD rail-to-rail range."+      },+      {+        "number": "12",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference point for all circuitry on the device."+      },+      {+        "number": "13",+        "name": "DIN",+        "type": "input",+        "description": "Serial data input clocked into 32-bit shift register on each falling edge of serial clock input; Schmitt-trigger logic input."+      },+      {+        "number": "14",+        "name": "SCLK",+        "type": "input",+        "description": "Serial clock input with data transfer rates up to 50MHz; Schmitt-trigger logic input."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 13,+        "cost_usd": 0.1256,+        "at": "2026-10-07T08:38:58"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/dac7568",+        "pages": 72,+        "sha256": "e14f8beb0a8c704b",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "dac8168iapwr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5,+          1+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "dac8168iapwr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5,+          1+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "e67f35c264b7a93ca3e58f7d45438fb1f9d82e293088209c33b4a610dd6cf945",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file