component
DAC8168IAPWR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DAC), TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownDAC8168IAPWR
Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-14
DAC8168IAPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SYNC | input | Level-triggered control input (active low) for frame synchronization; Schmitt-trigger logic input. |
| 2 | AVDD | power_in | Power-supply input, 2.7V to 5.5V. |
| 3 | VOUTA | output | Analog output voltage from DAC A with 0V to AVDD rail-to-rail range. |
| 4 | VOUTC | output | Analog output voltage from DAC C with 0V to AVDD rail-to-rail range. |
| 5 | VOUTE | output | Analog output voltage from DAC E with 0V to AVDD rail-to-rail range. |
| 6 | VOUTG | output | Analog output voltage from DAC G with 0V to AVDD rail-to-rail range. |
| 7 | VREFIN/VREFOUT | passive | Positive reference input or reference output, 2.5V if internal reference used; minimum 100nF capacitor recommended to GND for noise filtering. |
| 8 | VOUTH | output | Analog output voltage from DAC H with 0V to AVDD rail-to-rail range. |
| 9 | VOUTF | output | Analog output voltage from DAC F with 0V to AVDD rail-to-rail range. |
| 10 | VOUTD | output | Analog output voltage from DAC D with 0V to AVDD rail-to-rail range. |
| 11 | VOUTB | output | Analog output voltage from DAC B with 0V to AVDD rail-to-rail range. |
| 12 | GND | power_in | Ground reference point for all circuitry on the device. |
| 13 | DIN | input | Serial data input clocked into 32-bit shift register on each falling edge of serial clock input; Schmitt-trigger logic input. |
| 14 | SCLK | input | Serial clock input with data transfer rates up to 50MHz; Schmitt-trigger logic input. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Data Acquisition |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
DAC8168IAPWR - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
dac8168iapwr-etched.step/dac8168iapwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac8168iapwr.step/dac8168iapwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (72 pp, sha256
e14f8beb0a8c704b, retrieved 2026-10-07, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).