component
DAC8162TDGSR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DACs), VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDAC8162TDGSR
Texas Instruments · Digital To Analog Converters (DACs) · VSSOP-10-0.5mm
DAC8162TDGSR from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Analog output voltage from DAC-A. |
| 2 | VOUTB | output | Analog output voltage from DAC-B. |
| 3 | GND | power_in | Ground reference point for all circuitry on the device. |
| 4 | LDAC | input | In synchronous mode LDAC must be tied to GND permanently or held low before commands are sent, while in asynchronous mode a negative edge on LDAC simultaneously updates all DAC outputs from their data buffers. |
| 5 | CLR | input | Falling-edge-sensitive asynchronous clear input that loads zero scale (DACxx62T) or mid-scale (DACxx63T) into all input and DAC registers, with the device exiting clear mode on the 24th falling edge of the next write. |
| 6 | SYNC | input | Active-low level-triggered frame synchronization input that enables the input shift register, with the DAC output updating after the 24th falling SCLK edge and a SYNC rising edge before the 23rd clock edge aborting the write; Schmitt-trigger input. |
| 7 | SCLK | input | Serial clock input supporting data transfer at rates up to 50 MHz; Schmitt-trigger logic input. |
| 8 | DIN | input | Serial data input clocked into the 24-bit input shift register on each falling SCLK edge; Schmitt-trigger logic input. |
| 9 | AVDD | power_in | Power-supply input, 2.7 V to 5.5 V. |
| 10 | VREFIN/VREFOUT | bidirectional | Bidirectional voltage reference pin that provides a 2.5-V output when the internal reference is used, or accepts an external reference input (VREFIN, 0 V to AVDD). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-10-0.5mm |
| Category | ADC/DAC/Data Conversion |
| Pins | 10 |
CAD (KiCad official)
- Symbol:
DAC8162TDGSR - Footprint:
Package_SO:MSOP-10_3x3mm_P0.5mm - 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
- 3D model files:
dac8162tdgsr-etched.step/dac8162tdgsr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac8162tdgsr.step/dac8162tdgsr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (63 pp, sha256
c924f9150c60d73e, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).