main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs dac80004ipwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers dac80004ipwr: viewers · Ray
dac80004ipwr-etched.fit.json dac80004ipwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac80004ipwr-etched.glb dac80004ipwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray
dac80004ipwr-etched.step dac80004ipwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray
dac80004ipwr.glb Publish 0.1.0 · Ray
dac80004ipwr.kicad_mod Publish 0.1.0 · Ray
dac80004ipwr.kicad_sym Publish 0.1.0 · Ray
dac80004ipwr.lbr Publish 0.1.0 · Ray
dac80004ipwr.step Publish 0.1.0 · Ray
package.json dac80004ipwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray
page.json dac80004ipwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray
README.md Initial commit: component/dac80004ipwr · Ray

DAC80004IPWR

Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-14

DAC80004IPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LDAC input Load DAC register input, active low
2 SYNC input Serial interface synchronization input, active low
3 VDD power_in Positive power supply, 2.7 V to 5.5 V
4 VOUTA output DAC channel A analog output, 0 to REFIN volts
5 VOUTC output DAC channel C analog output, 0 to REFIN volts
6 POR input Power-on-reset control pin; GND selects zero scale, VDD selects midscale on power-up
7 REFIN input Reference voltage input for all DAC channels
8 SDO output Serial data output for readback and daisy-chain operations
9 CLR input Clear DAC register input, active on falling edge
10 VOUTD output DAC channel D analog output, 0 to REFIN volts
11 VOUTB output DAC channel B analog output, 0 to REFIN volts
12 GND power_in Ground return
13 SDIN input Serial data input
14 SCLK input Serial clock input, up to 50 MHz

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Data Acquisition
Pins 14

CAD (KiCad official)

  • Symbol: DAC80004IPWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: dac80004ipwr-etched.step / dac80004ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac80004ipwr.step / dac80004ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 17e505dbbc67542a, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF