main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs dac7311idckt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers dac7311idckt: viewers · Ray
dac7311idckt-etched.fit.json dac7311idckt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac7311idckt-etched.glb dac7311idckt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac7311idckt-etched.step dac7311idckt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac7311idckt.glb Publish 0.1.0 · Ray
dac7311idckt.kicad_mod Publish 0.1.0 · Ray
dac7311idckt.kicad_sym Publish 0.1.0 · Ray
dac7311idckt.lbr Publish 0.1.0 · Ray
dac7311idckt.step Publish 0.1.0 · Ray
package.json dac7311idckt: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
page.json dac7311idckt: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md Initial commit: component/dac7311idckt · Ray

DAC7311IDCKT

Texas Instruments · Digital To Analog Converters (DAC) · SOT-363-6

DAC7311IDCKT from Texas Instruments, in a SOT-363-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SYNC input Level-triggered control input (active low) for frame synchronization signal; initiates serial input shift register when taken low and acts as interrupt when taken high before 16th clock cycle.
2 SCLK input Serial clock input; data are transferred at rates up to 50 MHz and are clocked into the shift register on falling edges.
3 DIN input Serial data input; data are clocked into the 16-bit input shift register on the falling edge of the serial clock input.
4 AVDD/VREF power_in Power supply input ranging from 2.0 V to 5.5 V; acts as reference voltage for setting the DAC output range from 0 V to AVDD.
5 GND power_in Ground reference point for all circuitry on the part; all digital and analog return currents flow through this single pin.
6 VOUT output Analog output voltage from 12-bit DAC with rail-to-rail output amplifier capable of driving 0 V to AVDD with 0.7 V/μs slew rate.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-363-6
Category Data Acquisition
Pins 6

CAD (KiCad official)

  • Symbol: DAC7311IDCKT
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SOT-363-6 (KiCad packages3D, STEP)
  • 3D model files: dac7311idckt-etched.step / dac7311idckt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac7311idckt.step / dac7311idckt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 ab91e6e02ef6f072, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF