main
Download ZIP Propose a change
Made with kicad-footprint-generator 10.0 · KiCad file format 20260206
Name Last commit message Last updated
docs dac7311: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers viewers · Ray 2mo ago
dac7311-etched.fit.json dac7311: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
dac7311-etched.glb dac7311: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
dac7311-etched.step dac7311: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
dac7311.glb Publish 0.1.0 · Ray 2mo ago
dac7311.kicad_mod Publish 0.1.0 · Ray 2mo ago
dac7311.kicad_sym Publish 0.1.0 · Ray 2mo ago
dac7311.lbr add validated EAGLE .lbr (Fusion library) · Ray 2mo ago
dac7311.step Publish 0.1.0 · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json dac7311: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 28d ago
README.md dac7311: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

DAC7311

Texas Instruments · Digital-to-Analog Converter · SOT-23-6

The DAC7311 is a single-channel, 12-bit voltage-output DAC with an SPI interface in a SOT-23-6 package. It uses the supply rail as its reference for a rail-to-rail output, draws little power, and includes a programmable power-down. Its tiny footprint suits set-point and bias generation in space-constrained designs. It is the 12-bit member of the DAC5311/6311/7311 family.

Pinout

Pin Name Type Function
1 SYNC input Active-low, level-triggered frame synchronization input for the serial interface. When SYNC goes low, the input shift register is enabled and data are clocked in on the falling edges of SCLK; the DAC updates on the 16th SCLK unless SYNC is taken high before that edge, in which case the write is aborted and SYNC acts as an interrupt.
2 SCLK input Serial clock input. Data are transferred on the falling edge at clock rates up to 50 MHz. Schmitt-triggered CMOS input.
3 DIN input Serial data input. Data are clocked into the 16-bit input shift register on the falling edge of SCLK while SYNC is low.
4 AVDD/VREF power_in Analog power supply input, 2.0 V to 5.5 V. Also serves as the DAC reference voltage that sets the full-scale output range. Should be well decoupled to GND.
5 GND power_in Ground reference point for all circuitry on the part.
6 VOUT output Buffered analog output from the DAC. Rail-to-rail output amplifier swings from 0 V to AVDD; drives up to 1000 pF capacitive load with RL = 2 kΩ.

Key specifications

Parameter Value
Resolution 12-bit, 1 channel
Output Voltage output (rail-to-rail), VDD reference
Interface SPI (up to 50 MHz)
Settling time 5 us typ
Power-down Programmable (3 modes)
Supply voltage 2.7 V to 5.5 V
Operating temperature -40 C to 125 C

Ordering variants

Same part, different packaging or reel option.

  • DAC7311IDCKR
  • DAC7311IDCKT

CAD (KiCad official)

  • Symbol: dac7311.kicad_sym
  • Footprint: dac7311.kicad_mod
  • 3D model: SOT-23-6 body from KiCad Package_TO_SOT_SMD/SOT-23-6.
  • 3D model files: dac7311-etched.step / dac7311-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac7311.step / dac7311.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 212625aa6189ace3, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF