← Commit history

Initial commit: component/dac61416rhar

Ray ·3b64922ba5 ·1d ago
2 files changed +477
README.mdadded+78
@@ -0,0 +1,78 @@+# DAC61416RHAR++**Texas Instruments** · Digital To Analog Converters (DAC) · VQFN-40-EP(6x6)++DAC61416RHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OUT0 | output | Channel 0 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 2 | OUT1 | output | Channel 1 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 3 | OUT2 | output | Channel 2 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 4 | OUT3 | output | Channel 3 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 5 | OUT4 | output | Channel 4 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 6 | OUT5 | output | Channel 5 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 7 | OUT6 | output | Channel 6 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 8 | OUT7 | output | Channel 7 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 9 | VIO | power_in | I/O supply voltage, 1.7 V to 5.5 V, which sets the logic level of the digital inputs and outputs. |+| 10 | GND | power_in | Ground reference point for all circuits in the device. |+| 11 | SDO | output | Serial interface data output, enabled by setting the SDO-EN bit; data shifts out on the SCLK rising or falling edge as selected by the FSDO bit (default rising edge). |+| 12 | SCLK | input | Serial interface clock input for the SPI-compatible 4-wire interface, rated to 50 MHz. |+| 13 | SDI | input | Serial data input, with data shifted into the input shift register on each falling edge of SCLK. |+| 14 | CS | input | Active-low serial data enable and frame-sync input; the serial interface input shift register is enabled while CS is low. |+| 15 | TOGGLE0 | input | Toggle control input 0; logic low loads DAC output from register A and logic high loads it from register B, and it must be tied to GND if unused. |+| 16 | TOGGLE1 | input | Toggle control input 1; logic low loads DAC output from register A and logic high loads it from register B, and it must be tied to GND if unused. |+| 17 | TOGGLE2 | input | Toggle control input 2; logic low loads DAC output from register A and logic high loads it from register B, and it must be tied to GND if unused. |+| 18 | LDAC | input | Active-low synchronous update input; when low, all channels configured for synchronous mode update simultaneously, and it must be tied to VIO if unused. |+| 19 | RESET | input | Active-low hardware reset input; a logic low of at least 500 ns starts a power-on-reset event. |+| 20 | CLR | input | Active-low clear input; a logic low clears all DAC outputs to their clear code regardless of sync settings, and it must be tied to VIO if unused. |+| 21 | ALMOUT | output | Open-drain alarm output that requires an external 10 kΩ pull-up resistor to a voltage not greater than VIO. |+| 22 | TEMPOUT | output | Unbuffered analog temperature monitor output with a sensor gain of -4 mV/°C and a 1.34 V output at 0 °C. |+| 23 | OUT8 | output | Channel 8 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 24 | OUT9 | output | Channel 9 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 25 | OUT10 | output | Channel 10 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 26 | OUT11 | output | Channel 11 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 27 | OUT12 | output | Channel 12 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 28 | OUT13 | output | Channel 13 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 29 | OUT14 | output | Channel 14 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 30 | OUT15 | output | Channel 15 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges. |+| 31 | VCC | power_in | Positive analog supply for the output amplifiers, 9 V to 41.5 V. |+| 32 | VSS | power_in | Negative analog supply for the output amplifiers, -21.5 V to 0 V. |+| 33 | REF | bidirectional | Reference input when using an external reference, or reference output when using the internal 2.5 V reference; connect a 150 nF capacitor to GND. |+| 34 | REFCMP | bidirectional | Reference compensation capacitor connection; connect a 330 pF capacitor between REFCMP and REFGND. |+| 35 | REFGND | power_in | Ground reference point for the internal reference. |+| 36 | GND | power_in | Ground reference point for all circuits in the device. |+| 37 | VAA | power_in | Analog supply voltage, 4.5 V to 5.5 V, which must be at the same potential as VDD. |+| 38 | VDD | power_in | Digital supply voltage, 4.5 V to 5.5 V, which must be at the same potential as VAA. |+| 39 | VSS | power_in | Negative analog supply for the output amplifiers, -21.5 V to 0 V. |+| 40 | VCC | power_in | Positive analog supply for the output amplifiers, 9 V to 41.5 V. |+| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-40-EP(6x6) |+| Category | Data Acquisition |+| Pins | 41 |++## CAD (KiCad official)++- Symbol: `DAC61416RHAR`+- Footprint: `Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm`+- 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)+- 3D model files: `dac61416rhar-etched.step` / `dac61416rhar-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `dac61416rhar.step` / `dac61416rhar.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/dac71416) (64 pp, sha256 `78fbb0be664f4e12`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/dac61416rhar-datasheet.pdf)
page.jsonadded+399
@@ -0,0 +1,399 @@+{+  "slug": "dac61416rhar",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Digital To Analog Converters (DAC), VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "data acquisition",+    "dac61416rhar",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "dac61416rhar.kicad_sym",+    "dac61416rhar.kicad_mod",+    "dac61416rhar.glb",+    "dac61416rhar.step",+    "dac61416rhar.lbr",+    "docs/hero.png",+    "docs/dac61416rhar-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "dac61416rhar-hero.glb",+    "dac61416rhar-hero.overlay.json"+  ],+  "component": {+    "mpn": "DAC61416RHAR",+    "manufacturer": "Texas Instruments",+    "package": "VQFN-40-EP(6x6)",+    "pin_count": 41,+    "category": "Data Acquisition",+    "subcategory": "Digital To Analog Converters (DAC)",+    "datasheet": "https://www.ti.com/cn/lit/gpn/dac71416",+    "parts": {+      "symbol": "dac61416rhar.kicad_sym",+      "footprint": "dac61416rhar.kicad_mod",+      "model_3d": "dac61416rhar-hero.glb",+      "model_3d_plain": "dac61416rhar.glb",+      "model_3d_step": "dac61416rhar-etched.step",+      "model_3d_step_plain": "dac61416rhar.step",+      "lbr": "dac61416rhar.lbr"+    },+    "distributor_links": {+      "lcsc": "C2680074",+      "digikey": "296-DAC61416RHARTR-ND",+      "mouser": "595-DAC61416RHAR"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T21:06:55Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-DAC61416RHARTR-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-DAC61416RHAR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "OUT0",+        "type": "output",+        "description": "Channel 0 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "2",+        "name": "OUT1",+        "type": "output",+        "description": "Channel 1 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "3",+        "name": "OUT2",+        "type": "output",+        "description": "Channel 2 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "4",+        "name": "OUT3",+        "type": "output",+        "description": "Channel 3 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "5",+        "name": "OUT4",+        "type": "output",+        "description": "Channel 4 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "6",+        "name": "OUT5",+        "type": "output",+        "description": "Channel 5 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "7",+        "name": "OUT6",+        "type": "output",+        "description": "Channel 6 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "8",+        "name": "OUT7",+        "type": "output",+        "description": "Channel 7 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "9",+        "name": "VIO",+        "type": "power_in",+        "description": "I/O supply voltage, 1.7 V to 5.5 V, which sets the logic level of the digital inputs and outputs."+      },+      {+        "number": "10",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference point for all circuits in the device."+      },+      {+        "number": "11",+        "name": "SDO",+        "type": "output",+        "description": "Serial interface data output, enabled by setting the SDO-EN bit; data shifts out on the SCLK rising or falling edge as selected by the FSDO bit (default rising edge)."+      },+      {+        "number": "12",+        "name": "SCLK",+        "type": "input",+        "description": "Serial interface clock input for the SPI-compatible 4-wire interface, rated to 50 MHz."+      },+      {+        "number": "13",+        "name": "SDI",+        "type": "input",+        "description": "Serial data input, with data shifted into the input shift register on each falling edge of SCLK."+      },+      {+        "number": "14",+        "name": "CS",+        "type": "input",+        "description": "Active-low serial data enable and frame-sync input; the serial interface input shift register is enabled while CS is low."+      },+      {+        "number": "15",+        "name": "TOGGLE0",+        "type": "input",+        "description": "Toggle control input 0; logic low loads DAC output from register A and logic high loads it from register B, and it must be tied to GND if unused."+      },+      {+        "number": "16",+        "name": "TOGGLE1",+        "type": "input",+        "description": "Toggle control input 1; logic low loads DAC output from register A and logic high loads it from register B, and it must be tied to GND if unused."+      },+      {+        "number": "17",+        "name": "TOGGLE2",+        "type": "input",+        "description": "Toggle control input 2; logic low loads DAC output from register A and logic high loads it from register B, and it must be tied to GND if unused."+      },+      {+        "number": "18",+        "name": "LDAC",+        "type": "input",+        "description": "Active-low synchronous update input; when low, all channels configured for synchronous mode update simultaneously, and it must be tied to VIO if unused."+      },+      {+        "number": "19",+        "name": "RESET",+        "type": "input",+        "description": "Active-low hardware reset input; a logic low of at least 500 ns starts a power-on-reset event."+      },+      {+        "number": "20",+        "name": "CLR",+        "type": "input",+        "description": "Active-low clear input; a logic low clears all DAC outputs to their clear code regardless of sync settings, and it must be tied to VIO if unused."+      },+      {+        "number": "21",+        "name": "ALMOUT",+        "type": "output",+        "description": "Open-drain alarm output that requires an external 10 kΩ pull-up resistor to a voltage not greater than VIO."+      },+      {+        "number": "22",+        "name": "TEMPOUT",+        "type": "output",+        "description": "Unbuffered analog temperature monitor output with a sensor gain of -4 mV/°C and a 1.34 V output at 0 °C."+      },+      {+        "number": "23",+        "name": "OUT8",+        "type": "output",+        "description": "Channel 8 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "24",+        "name": "OUT9",+        "type": "output",+        "description": "Channel 9 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "25",+        "name": "OUT10",+        "type": "output",+        "description": "Channel 10 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "26",+        "name": "OUT11",+        "type": "output",+        "description": "Channel 11 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "27",+        "name": "OUT12",+        "type": "output",+        "description": "Channel 12 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "28",+        "name": "OUT13",+        "type": "output",+        "description": "Channel 13 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "29",+        "name": "OUT14",+        "type": "output",+        "description": "Channel 14 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "30",+        "name": "OUT15",+        "type": "output",+        "description": "Channel 15 buffered analog DAC output, software-configurable to ±20 V, ±10 V, ±5 V, ±2.5 V, 0-40 V, 0-20 V, 0-10 V or 0-5 V full-scale ranges."+      },+      {+        "number": "31",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive analog supply for the output amplifiers, 9 V to 41.5 V."+      },+      {+        "number": "32",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative analog supply for the output amplifiers, -21.5 V to 0 V."+      },+      {+        "number": "33",+        "name": "REF",+        "type": "bidirectional",+        "description": "Reference input when using an external reference, or reference output when using the internal 2.5 V reference; connect a 150 nF capacitor to GND."+      },+      {+        "number": "34",+        "name": "REFCMP",+        "type": "bidirectional",+        "description": "Reference compensation capacitor connection; connect a 330 pF capacitor between REFCMP and REFGND."+      },+      {+        "number": "35",+        "name": "REFGND",+        "type": "power_in",+        "description": "Ground reference point for the internal reference."+      },+      {+        "number": "36",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference point for all circuits in the device."+      },+      {+        "number": "37",+        "name": "VAA",+        "type": "power_in",+        "description": "Analog supply voltage, 4.5 V to 5.5 V, which must be at the same potential as VDD."+      },+      {+        "number": "38",+        "name": "VDD",+        "type": "power_in",+        "description": "Digital supply voltage, 4.5 V to 5.5 V, which must be at the same potential as VAA."+      },+      {+        "number": "39",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative analog supply for the output amplifiers, -21.5 V to 0 V."+      },+      {+        "number": "40",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive analog supply for the output amplifiers, 9 V to 41.5 V."+      },+      {+        "number": "41",+        "name": "EP",+        "type": "passive",+        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-5-5",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: The exposed thermal pad on the RHA VQFN package is not a numbered pin and is not listed in the pin t; GND, VCC and VSS each appear on two package pins (GND 10/36, VCC 31/40, VSS 32/39). Each physical pi; ALMOUT is an open-drain output per the datasheet, but the allowed type set has no open-drain class, ",+          "exposed pad 41 added from the footprint"+        ],+        "pages_sent": 35,+        "cost_usd": 0.1971,+        "at": "2026-10-08T21:06:37"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/dac71416",+        "pages": 64,+        "sha256": "78fbb0be664f4e12",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 41,+        "described": 41,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "dac61416rhar.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          6,+          1+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "e5b4286c2329085d9ef7f90d5eb5bf41a435241ecc1baaf1383823b6d6a946ae",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "dac61416rhar-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          6,+          1+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "c4553d4ddc3dcc3d5d6e68861bd3bcf150f0dcc7e3625242b21902e639fa8931",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file