component
DAC11001APFBR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DAC), TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
DAC11001APFBR
Texas Instruments · Digital To Analog Converters (DAC) · TQFP-48(7x7)
DAC11001APFBR from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection; leave floating. |
| 2 | AGND | power_in | Analog ground; connect to 0 V. |
| 3 | REFPF | input | External positive reference input. |
| 4 | REFPS | input | External positive reference sense node. |
| 5 | REFNF | input | External negative reference input; connect to 0 V for unipolar DAC output. |
| 6 | REFNS | input | External negative reference sense node. |
| 7 | OUT | output | Unbuffered voltage output. |
| 8 | AGND-OUT | power_in | Analog ground; connect to 0 V and measure the DAC output voltage with respect to this node. |
| 9 | RFB | input | Integrated precision resistor feedback node. |
| 10 | ROFS | input | Integrated precision resistor offset node. |
| 11 | RCM | input | Integrated precision resistor common-mode node. |
| 12 | NC | unconnected | No connection; leave floating. |
| 13 | NC | unconnected | No connection; leave floating. |
| 14 | AGND-TnH | power_in | Analog ground for the integrated deglitcher clock; connect to 0 V. |
| 15 | NC | unconnected | No connection; leave floating. |
| 16 | DGND | power_in | Digital ground; connect to 0 V. |
| 17 | DGND | power_in | Digital ground; connect to 0 V. |
| 18 | LDAC | input | Active-low load DAC input; it is used for synchronous updates and must be connected permanently to 0 V for asynchronous updates. |
| 19 | ALARM | output | Alarm output; ALARM to DGND is limited to -0.3 V to DVDD + 0.3 V. |
| 20 | DGND | power_in | Digital ground; connect to 0 V. |
| 21 | DGND | power_in | Digital ground; connect to 0 V. |
| 22 | DGND | power_in | Digital ground; connect to 0 V. |
| 23 | DGND | power_in | Digital ground; connect to 0 V. |
| 24 | NC | unconnected | No connection; leave floating. |
| 25 | NC | unconnected | No connection; leave floating. |
| 26 | DGND | power_in | Digital ground; connect to 0 V. |
| 27 | DVDD | power_in | Digital power supply pin; DVDD and IOVDD to DGND are limited to -0.3 V to 7 V. |
| 28 | IOVDD | power_in | Interface power supply pin; IOVDD to DGND is limited to -0.3 V to 7 V. |
| 29 | NC | unconnected | No connection; leave floating. |
| 30 | CLR | input | Active-low DAC register clear input that clears the DAC buffers and latches to the DAC-CLEAR-DATA bits when asserted. |
| 31 | SCLK | input | SPI serial clock input with Schmitt-trigger logic; data are transferred at rates up to 50 MHz. |
| 32 | SDIN | input | SPI serial data input with Schmitt-trigger logic; data are clocked into the input shift register on the falling edge of SCLK. |
| 33 | SYNC | input | Active-low SPI chip select input; data are not clocked into the shift register unless SYNC is low, and SDO is high-impedance when SYNC is high. |
| 34 | SDO | output | Serial data output that is valid on the falling edge of SCLK. |
| 35 | AGND | power_in | Analog ground; connect to 0 V. |
| 36 | NC | unconnected | No connection; leave floating. |
| 37 | NC | unconnected | No connection; leave floating. |
| 38 | AGND | power_in | Analog ground; connect to 0 V. |
| 39 | AVDD | power_in | Positive low-voltage analog power supply; AVDD to AGND is limited to -0.3 V to 7 V. |
| 40 | AGND | power_in | Analog ground; connect to 0 V. |
| 41 | AVDD | power_in | Positive low-voltage analog power supply; AVDD to AGND is limited to -0.3 V to 7 V. |
| 42 | AGND | power_in | Analog ground; connect to 0 V. |
| 43 | AGND | power_in | Analog ground; connect to 0 V. |
| 44 | VSS | power_in | Analog negative power supply; VSS to AGND is limited to -19 V to 0.3 V. |
| 45 | VCC | power_in | Analog positive power supply; VCC to VSS is limited to -0.3 V to 40 V. |
| 46 | AGND | power_in | Analog ground; connect to 0 V. |
| 47 | AGND | power_in | Analog ground; connect to 0 V. |
| 48 | NC | unconnected | No connection; leave floating. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TQFP-48(7x7) |
| Category | Data Acquisition |
| Pins | 48 |
CAD (KiCad official)
- Symbol:
DAC11001APFBR - Footprint:
Package_QFP:TQFP-48_7x7mm_P0.5mm - 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
- 3D model files:
dac11001apfbr-etched.step/dac11001apfbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac11001apfbr.step/dac11001apfbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (55 pp, sha256
b803680bd3dd3fb1, retrieved 2026-10-12, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# DAC11001APFBR
**Texas Instruments** · Digital To Analog Converters (DAC) · TQFP-48(7x7)
DAC11001APFBR from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection; leave floating. |
| 2 | AGND | power_in | Analog ground; connect to 0 V. |
| 3 | REFPF | input | External positive reference input. |
| 4 | REFPS | input | External positive reference sense node. |
| 5 | REFNF | input | External negative reference input; connect to 0 V for unipolar DAC output. |
| 6 | REFNS | input | External negative reference sense node. |
| 7 | OUT | output | Unbuffered voltage output. |
| 8 | AGND-OUT | power_in | Analog ground; connect to 0 V and measure the DAC output voltage with respect to this node. |
| 9 | RFB | input | Integrated precision resistor feedback node. |
| 10 | ROFS | input | Integrated precision resistor offset node. |
| 11 | RCM | input | Integrated precision resistor common-mode node. |
| 12 | NC | unconnected | No connection; leave floating. |
| 13 | NC | unconnected | No connection; leave floating. |
| 14 | AGND-TnH | power_in | Analog ground for the integrated deglitcher clock; connect to 0 V. |
| 15 | NC | unconnected | No connection; leave floating. |
| 16 | DGND | power_in | Digital ground; connect to 0 V. |
| 17 | DGND | power_in | Digital ground; connect to 0 V. |
| 18 | LDAC | input | Active-low load DAC input; it is used for synchronous updates and must be connected permanently to 0 V for asynchronous updates. |
| 19 | ALARM | output | Alarm output; ALARM to DGND is limited to -0.3 V to DVDD + 0.3 V. |
| 20 | DGND | power_in | Digital ground; connect to 0 V. |
| 21 | DGND | power_in | Digital ground; connect to 0 V. |
| 22 | DGND | power_in | Digital ground; connect to 0 V. |
| 23 | DGND | power_in | Digital ground; connect to 0 V. |
| 24 | NC | unconnected | No connection; leave floating. |
| 25 | NC | unconnected | No connection; leave floating. |
| 26 | DGND | power_in | Digital ground; connect to 0 V. |
| 27 | DVDD | power_in | Digital power supply pin; DVDD and IOVDD to DGND are limited to -0.3 V to 7 V. |
| 28 | IOVDD | power_in | Interface power supply pin; IOVDD to DGND is limited to -0.3 V to 7 V. |
| 29 | NC | unconnected | No connection; leave floating. |
| 30 | CLR | input | Active-low DAC register clear input that clears the DAC buffers and latches to the DAC-CLEAR-DATA bits when asserted. |
| 31 | SCLK | input | SPI serial clock input with Schmitt-trigger logic; data are transferred at rates up to 50 MHz. |
| 32 | SDIN | input | SPI serial data input with Schmitt-trigger logic; data are clocked into the input shift register on the falling edge of SCLK. |
| 33 | SYNC | input | Active-low SPI chip select input; data are not clocked into the shift register unless SYNC is low, and SDO is high-impedance when SYNC is high. |
| 34 | SDO | output | Serial data output that is valid on the falling edge of SCLK. |
| 35 | AGND | power_in | Analog ground; connect to 0 V. |
| 36 | NC | unconnected | No connection; leave floating. |
| 37 | NC | unconnected | No connection; leave floating. |
| 38 | AGND | power_in | Analog ground; connect to 0 V. |
| 39 | AVDD | power_in | Positive low-voltage analog power supply; AVDD to AGND is limited to -0.3 V to 7 V. |
| 40 | AGND | power_in | Analog ground; connect to 0 V. |
| 41 | AVDD | power_in | Positive low-voltage analog power supply; AVDD to AGND is limited to -0.3 V to 7 V. |
| 42 | AGND | power_in | Analog ground; connect to 0 V. |
| 43 | AGND | power_in | Analog ground; connect to 0 V. |
| 44 | VSS | power_in | Analog negative power supply; VSS to AGND is limited to -19 V to 0.3 V. |
| 45 | VCC | power_in | Analog positive power supply; VCC to VSS is limited to -0.3 V to 40 V. |
| 46 | AGND | power_in | Analog ground; connect to 0 V. |
| 47 | AGND | power_in | Analog ground; connect to 0 V. |
| 48 | NC | unconnected | No connection; leave floating. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TQFP-48(7x7) |
| Category | Data Acquisition |
| Pins | 48 |
## CAD (KiCad official)
- Symbol: `DAC11001APFBR`
- Footprint: `Package_QFP:TQFP-48_7x7mm_P0.5mm`
- 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
- 3D model files: `dac11001apfbr-etched.step` / `dac11001apfbr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `dac11001apfbr.step` / `dac11001apfbr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/dac81001) (55 pp, sha256 `b803680bd3dd3fb1`, retrieved 2026-10-12, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/dac11001apfbr-datasheet.pdf)