main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers dac104s085qimm: viewers · Ray 19d ago
dac104s085qimm-etched.glb dac104s085qimm: factory component page (tier=lcsc) · Ray 19d ago
dac104s085qimm-etched.step dac104s085qimm: factory component page (tier=lcsc) · Ray 19d ago
dac104s085qimm-hero.glb dac104s085qimm: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
dac104s085qimm-hero.overlay.json Publish 0.1.0 · Ray 19d ago
dac104s085qimm.glb Publish 0.1.0 · Ray 19d ago
dac104s085qimm.kicad_mod Publish 0.1.0 · Ray 19d ago
dac104s085qimm.kicad_sym Publish 0.1.0 · Ray 19d ago
dac104s085qimm.lbr Publish 0.1.0 · Ray 19d ago
dac104s085qimm.step Publish 0.1.0 · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago

DAC104S085QIMM

Texas Instruments · Digital To Analog Converters (DACs) · VSSOP-10-0.5mm

DAC104S085QIMM from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VA power_in Power supply input for the device, which must be decoupled to GND; the part operates from a 2.7 V to 5.5 V supply.
2 VOUTA output Analog output voltage of channel A, which swings rail-to-rail and powers up to 0 V until a valid write.
3 VOUTB output Analog output voltage of channel B, which swings rail-to-rail and powers up to 0 V until a valid write.
4 VOUTC output Analog output voltage of channel C, which swings rail-to-rail and powers up to 0 V until a valid write.
5 VOUTD output Analog output voltage of channel D, which swings rail-to-rail and powers up to 0 V until a valid write.
6 GND power_in Ground reference for all on-chip circuitry.
7 VREFIN input Unbuffered reference voltage shared by all four channels, which must be decoupled to GND and may range from 1 V to VA.
8 DIN input Serial data input; data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.
9 SYNC input Active-low frame synchronization input that enables the shift register; the DAC updates on the 16th SCLK falling edge, and a rising SYNC before the 16th clock aborts the write.
10 SCLK input Serial clock input; data is clocked into the input shift register on its falling edges.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category ADC/DAC/Data Conversion
Pins 10

CAD (KiCad official)

  • Symbol: DAC104S085QIMM
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: dac104s085qimm-etched.step / dac104s085qimm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac104s085qimm.step / dac104s085qimm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 d5d1572a225917fd, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF