component

DAC104S085CIMM

Public Made by Adom

by adom

Texas Instruments Digital To Analog Converters (DAC), VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitiondac104s085cimmfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers dac104s085cimm: viewers · Ray 3d ago
dac104s085cimm-etched.glb dac104s085cimm: factory component page (tier=lcsc) · Ray 3d ago
dac104s085cimm-etched.step dac104s085cimm: factory component page (tier=lcsc) · Ray 3d ago
dac104s085cimm-hero.glb Publish 0.1.0 · Ray 3d ago
dac104s085cimm-hero.overlay.json Publish 0.1.0 · Ray 3d ago
dac104s085cimm.glb Publish 0.1.0 · Ray 3d ago
dac104s085cimm.kicad_mod Publish 0.1.0 · Ray 3d ago
dac104s085cimm.kicad_sym Publish 0.1.0 · Ray 3d ago
dac104s085cimm.lbr Publish 0.1.0 · Ray 3d ago
dac104s085cimm.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Initial commit: component/dac104s085cimm · Ray 3d ago

DAC104S085CIMM

Texas Instruments · Digital To Analog Converters (DAC) · VSSOP-10-0.5mm

DAC104S085CIMM from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VA power_in Supply power input; 2.7 V to 5.5 V; must be decoupled to GND.
2 VOUTA output Channel A analog output voltage; rail-to-rail output 0 V to VA.
3 VOUTB output Channel B analog output voltage; rail-to-rail output 0 V to VA.
4 VOUTC output Channel C analog output voltage; rail-to-rail output 0 V to VA.
5 VOUTD output Channel D analog output voltage; rail-to-rail output 0 V to VA.
6 GND power_in Ground reference for all on-chip circuitry.
7 VREFIN input Unbuffered reference voltage input shared by all channels; 1 V to VA; must be decoupled to GND.
8 DIN input Serial data input clocked into 16-bit shift register on falling edges of SCLK after fall of SYNC.
9 SYNC input Frame synchronization input; enables input shift register when low; rising edge before 16th clock cycle interrupts write sequence.
10 SCLK input Serial clock input; data clocked into shift register on falling edges; up to 40 MHz clock rate.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category Data Acquisition
Pins 10

CAD (KiCad official)

  • Symbol: DAC104S085CIMM
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: dac104s085cimm-etched.step / dac104s085cimm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac104s085cimm.step / dac104s085cimm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 d5d1572a225917fd, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF