main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers dac084s085cimmx: viewers · Ray 1d ago
dac084s085cimmx-etched.glb dac084s085cimmx: factory component page (tier=lcsc) · Ray 1d ago
dac084s085cimmx-etched.step dac084s085cimmx: factory component page (tier=lcsc) · Ray 1d ago
dac084s085cimmx-hero.glb dac084s085cimmx: hero GLB from the etched model (keeps the MPN mark) · Ray 1h ago
dac084s085cimmx-hero.overlay.json Publish 0.1.0 · Ray 1d ago
dac084s085cimmx.glb Publish 0.1.0 · Ray 1d ago
dac084s085cimmx.kicad_mod Publish 0.1.0 · Ray 1d ago
dac084s085cimmx.kicad_sym Publish 0.1.0 · Ray 1d ago
dac084s085cimmx.lbr Publish 0.1.0 · Ray 1d ago
dac084s085cimmx.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/dac084s085cimmx · Ray 1d ago

DAC084S085CIMMX

Texas Instruments · Digital To Analog Converters (DACs) · VSSOP-10-0.5mm

DAC084S085CIMMX from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VA power_in Supply Power supply input. Must be decoupled to GND.
2 VOUTA output Channel A Analog Output Voltage.
3 VOUTB output Channel B Analog Output Voltage.
4 VOUTC output Channel C Analog Output Voltage.
5 VOUTD output Channel D Analog Output Voltage.
6 GND power_in Ground reference for all on-chip circuitry.
7 VREFIN input Unbuffered reference voltage shared by all channels. Must be decoupled to GND.
8 DIN input Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.
9 SYNC input Frame synchronization input for the data input. When this pin goes low, it enables the input shift register and data is transferred on the falling edges of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is brought high before the 16th clock, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.
10 SCLK input Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category ADC/DAC/Data Conversion
Pins 10

CAD (KiCad official)

  • Symbol: DAC084S085CIMMX
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: dac084s085cimmx-etched.step / dac084s085cimmx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac084s085cimmx.step / dac084s085cimmx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 d8a6f369a6e88b8e, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF