Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DAC0802LCMX

Texas Instruments · Digital To Analog Converters (DAC) · SOIC-16

DAC0802LCMX from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 V+ power_in Positive supply, operating range (V−)+10 V to (V−)+30 V with absolute maximum supply span (V+ − V−) of ±18 V or 36 V.
2 VREF(+) power_in Non-inverting reference amplifier input; reference input current 1 to 2 mA at V− = −5 V (1 to 4 mA at V− = −15 V), 5 mA absolute maximum, common-mode range V− to V+.
3 VREF(−) power_in Inverting reference amplifier input; reference bias current of −1.0 to −3.0 µA typical-to-max and common-mode range V− to V+.
4 COMPENSATION passive Reference amplifier compensation pin, where a compensation capacitor (CC = 0.01 µF in the typical application) is connected.
5 THRESHOLD CONTROL, VLC input Logic threshold control input that sets VTH = VLC + 1.4 V, grounded (VLC = 0 V) for TTL operation, with threshold range −10 V to 13.5 V.
6 IOUT (complementary) output Complementary current output, where IO + IO-bar = IFS for all logic states, with output voltage compliance −10 V to +18 V.
7 V− power_in Negative supply, operating range −15 V to −5 V, also the reference for logic input limits (V− to V− plus 36 V).
8 IOUT output True current output with full-scale range up to 2.1 mA (V− = −5 V) or 4.2 mA (V− = −8 V to −18 V) and compliance −10 V to +18 V.
9 B1 (MSB) input Digital input bit 1, the most significant bit, with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
10 B2 input Digital input bit 2 with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
11 B3 input Digital input bit 3 with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
12 B4 input Digital input bit 4 with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
13 B5 input Digital input bit 5 with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
14 B6 input Digital input bit 6 with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
15 B7 input Digital input bit 7 with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.
16 B8 (LSB) input Digital input bit 8, the least significant bit, with logic 0 ≤ 0.8 V and logic 1 ≥ 2.0 V at VLC = 0 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: DAC0802LCMX
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: dac0802lcmx-etched.step / dac0802lcmx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac0802lcmx.step / dac0802lcmx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 18022365c3099e21, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF