component
D721
Public Made by Adomby adom
Silicore(芯谷) Operational Amplifier, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
D721
Silicore(芯谷) · Operational Amplifier · SOT-23-5
D721 from Silicore(芯谷), in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUTPUT | output | Amplifier output with rail-to-rail swing into heavy loads, able to drive 4700pF directly in unity gain. |
| 2 | V- | power_in | Negative supply, ground in single-supply operation; for dual-supply use ±1.25V to ±2.75V and bypass with 0.1µF. |
| 3 | +IN | input | Non-inverting input with rail-to-rail common-mode range of -0.1V to +5.6V at VS = 5.5V. |
| 4 | -IN | input | Inverting input with rail-to-rail common-mode range of -0.1V to +5.6V at VS = 5.5V. |
| 5 | V+ | power_in | Positive supply, 2.5V to 5.5V (absolute maximum 7.5V), bypass with a 0.1µF ceramic capacitor close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Silicore(芯谷) |
| Package | SOT-23-5 |
| Category | Amplifiers/Comparators |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | 7.5 | V | 2 | ||||
| Storage temperature range | -65 | 150 | ℃ | 2 | |||
| Junction temperature | 160 | ℃ | 2 | ||||
| Operation temperature range | -55 | 150 | ℃ | 2 | |||
| Lead temperature range (soldering) | 260 | ℃ | soldering 10 sec | 2 | |||
| ESD susceptibility HBM | 1500 | V | HBM | 2 | |||
| ESD susceptibility MM | 400 | V | MM | 2 | |||
| Thermal resistance (SOT23-5) | 250 | ℃/W | @ Ta=25℃, SOT23-5 | 2 | |||
| Offset Voltage (25°C) | Vio | 1 | 4.5 | mV | Top = 25°C | 3 | |
| Offset Voltage (full temperature range) | Vio | 7.5 | mV | Tmin < Top < Tmax | 3 | ||
| Input Offset Current (25°C) | Iio | 1 | 10 | pA | Top = 25°C | 3 | |
| Input Offset Current (full temperature range) | Iio | 100 | pA | Tmin < Top < Tmax | 3 | ||
| Input Bias Current | Iib | 1 | 100 | pA | 3 | ||
| Common Mode Rejection Ratio | CMR | 64 | 86 | dB | 0V to 5V, Vout = 2.5V | 3 | |
| Common Mode Rejection Ratio (full temperature range) | CMR | 55 | dB | Tmin < Top < Tmax | 3 | ||
| Supply Voltage Rejection Ratio | SVR | 70 | 86 | dB | Vcc=2.5 ~ 5V | 3 | |
| Large Signal Voltage Gain (25°C) | Avd | 80 | 91 | dB | RL=10kΩ,Vout=0.5Vto4.5V,T=25°C | 3 | |
| Large Signal Voltage Gain (full temperature range) | Avd | 75 | dB | Tmin < Top < Tmax | 3 | ||
| High Level Output Voltage (RL = 10kΩ) | Vcc-VOH | 100 | mV | RL = 10kΩ, Tmin < Top < Tmax | 3 | ||
| High Level Output Voltage (RL = 600Ω) | Vcc-VOH | 150 | mV | RL = 600Ω, Tmin < Top < Tmax | 3 | ||
| Low Level Output Voltage (RL = 10kΩ) | VOL | 100 | mV | RL = 10kΩ, Tmin < Top < Tmax | 3 | ||
| Low Level Output Voltage (RL = 600Ω) | VOL | 150 | mV | RL = 600Ω, Tmin < Top < Tmax | 3 | ||
| Output sink current (25°C) | Iout | 40 | 50 | mA | Vo = 5V, Top = 25°C | 3 | |
| Output sink current (full temperature range) | Iout | 30 | mA | Tmin < Top < Tmax | 3 | ||
| Output source current (25°C) | Isource | 40 | 50 | mA | Vo = 0V, Top = 25°C | 3 | |
| Output source current (full temperature range) | Isource | 30 | mA | Tmin < Top < Tmax | 3 | ||
| Supply Current (per operator) | Icc | 0.97 | 1.2 | mA | No load, Vout=2.5V | 3 | |
| Supply Current (per operator, full temperature range) | Icc | 1.2 | mA | Tmin < Top < Tmax | 3 | ||
| Supply voltage (single supply operating range) | 2.5 | 5.5 | V | single supply | 5 | ||
| Supply voltage (dual supply operating range, ±Vs) | 1.25 | 2.75 | V | dual supply ±Vs | 5 |
CAD (KiCad official)
- Symbol:
D721 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
d721-etched.step/d721-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);d721.step/d721.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Silicore(芯谷) datasheet (10 pp, sha256
0798fe62372c160c, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# D721
**Silicore(芯谷)** · Operational Amplifier · SOT-23-5
D721 from Silicore(芯谷), in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUTPUT | output | Amplifier output with rail-to-rail swing into heavy loads, able to drive 4700pF directly in unity gain. |
| 2 | V- | power_in | Negative supply, ground in single-supply operation; for dual-supply use ±1.25V to ±2.75V and bypass with 0.1µF. |
| 3 | +IN | input | Non-inverting input with rail-to-rail common-mode range of -0.1V to +5.6V at VS = 5.5V. |
| 4 | -IN | input | Inverting input with rail-to-rail common-mode range of -0.1V to +5.6V at VS = 5.5V. |
| 5 | V+ | power_in | Positive supply, 2.5V to 5.5V (absolute maximum 7.5V), bypass with a 0.1µF ceramic capacitor close to the pin. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Silicore(芯谷) |
| Package | SOT-23-5 |
| Category | Amplifiers/Comparators |
| Pins | 5 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | | | | 7.5 | V | | 2 |
| Storage temperature range | | -65 | | 150 | ℃ | | 2 |
| Junction temperature | | | | 160 | ℃ | | 2 |
| Operation temperature range | | -55 | | 150 | ℃ | | 2 |
| Lead temperature range (soldering) | | | | 260 | ℃ | soldering 10 sec | 2 |
| ESD susceptibility HBM | | | | 1500 | V | HBM | 2 |
| ESD susceptibility MM | | | | 400 | V | MM | 2 |
| Thermal resistance (SOT23-5) | | | | 250 | ℃/W | @ Ta=25℃, SOT23-5 | 2 |
| Offset Voltage (25°C) | Vio | | 1 | 4.5 | mV | Top = 25°C | 3 |
| Offset Voltage (full temperature range) | Vio | | | 7.5 | mV | Tmin < Top < Tmax | 3 |
| Input Offset Current (25°C) | Iio | | 1 | 10 | pA | Top = 25°C | 3 |
| Input Offset Current (full temperature range) | Iio | | | 100 | pA | Tmin < Top < Tmax | 3 |
| Input Bias Current | Iib | | 1 | 100 | pA | | 3 |
| Common Mode Rejection Ratio | CMR | 64 | 86 | | dB | 0V to 5V, Vout = 2.5V | 3 |
| Common Mode Rejection Ratio (full temperature range) | CMR | 55 | | | dB | Tmin < Top < Tmax | 3 |
| Supply Voltage Rejection Ratio | SVR | 70 | 86 | | dB | Vcc=2.5 ~ 5V | 3 |
| Large Signal Voltage Gain (25°C) | Avd | 80 | 91 | | dB | RL=10kΩ,Vout=0.5Vto4.5V,T=25°C | 3 |
| Large Signal Voltage Gain (full temperature range) | Avd | 75 | | | dB | Tmin < Top < Tmax | 3 |
| High Level Output Voltage (RL = 10kΩ) | Vcc-VOH | | | 100 | mV | RL = 10kΩ, Tmin < Top < Tmax | 3 |
| High Level Output Voltage (RL = 600Ω) | Vcc-VOH | | | 150 | mV | RL = 600Ω, Tmin < Top < Tmax | 3 |
| Low Level Output Voltage (RL = 10kΩ) | VOL | | | 100 | mV | RL = 10kΩ, Tmin < Top < Tmax | 3 |
| Low Level Output Voltage (RL = 600Ω) | VOL | | | 150 | mV | RL = 600Ω, Tmin < Top < Tmax | 3 |
| Output sink current (25°C) | Iout | 40 | 50 | | mA | Vo = 5V, Top = 25°C | 3 |
| Output sink current (full temperature range) | Iout | 30 | | | mA | Tmin < Top < Tmax | 3 |
| Output source current (25°C) | Isource | 40 | 50 | | mA | Vo = 0V, Top = 25°C | 3 |
| Output source current (full temperature range) | Isource | 30 | | | mA | Tmin < Top < Tmax | 3 |
| Supply Current (per operator) | Icc | | 0.97 | 1.2 | mA | No load, Vout=2.5V | 3 |
| Supply Current (per operator, full temperature range) | Icc | | | 1.2 | mA | Tmin < Top < Tmax | 3 |
| Supply voltage (single supply operating range) | | 2.5 | | 5.5 | V | single supply | 5 |
| Supply voltage (dual supply operating range, ±Vs) | | 1.25 | | 2.75 | V | dual supply ±Vs | 5 |
## CAD (KiCad official)
- Symbol: `D721`
- Footprint: `Package_TO_SOT_SMD:SOT-23-5`
- 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files: `d721-etched.step` / `d721-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `d721.step` / `d721.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Silicore(芯谷) datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590921438767898624) (10 pp, sha256 `0798fe62372c160c`, retrieved 2026-10-17, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/d721-datasheet.pdf)