main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers d5v0f4u6so-7: viewers · Ray 20d ago
d5v0f4u6so-7-etched.glb d5v0f4u6so-7: factory component page (tier=lcsc) · Ray 20d ago
d5v0f4u6so-7-etched.step d5v0f4u6so-7: factory component page (tier=lcsc) · Ray 20d ago
d5v0f4u6so-7-hero.glb d5v0f4u6so-7: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
d5v0f4u6so-7-hero.overlay.json Publish 0.1.0 · Ray 20d ago
d5v0f4u6so-7.glb Publish 0.1.0 · Ray 20d ago
d5v0f4u6so-7.kicad_mod Publish 0.1.0 · Ray 20d ago
d5v0f4u6so-7.kicad_sym Publish 0.1.0 · Ray 20d ago
d5v0f4u6so-7.lbr Publish 0.1.0 · Ray 20d ago
d5v0f4u6so-7.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

D5V0F4U6SO-7

UMW · ESD And Surge Protection (TVS/ESD) · SOT-23-6

D5V0F4U6SO-7 from UMW, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CH1 passive ESD-protected channel 1 line, rated for IEC 61000-4-2 ESD of ±8kV contact and ±15kV air, with 0.5pF typical channel input capacitance and measured to GND.
2 GND power_in Ground reference for the TVS array; all channel clamping and capacitance limits are measured from each CH pin to GND.
3 CH2 passive ESD-protected channel 2 line, rated for IEC 61000-4-2 ESD of ±8kV contact and ±15kV air, with 0.5pF typical channel input capacitance and measured to GND.
4 CH3 passive ESD-protected channel 3 line, rated for IEC 61000-4-2 ESD of ±8kV contact and ±15kV air, with 0.5pF typical channel input capacitance and measured to GND.
5 VDD power_in Supply-labelled pin shown in the pinning diagram; the datasheet gives no further function, voltage or current limit for this pin.
6 CH4 passive ESD-protected channel 4 line, rated for IEC 61000-4-2 ESD of ±8kV contact and ±15kV air, with 0.5pF typical channel input capacitance and measured to GND.

Key specifications

Parameter Value
Manufacturer UMW
Package SOT-23-6
Category Circuit Protection
Pins 6

CAD (KiCad official)

  • Symbol: D5V0F4U6SO-7
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: d5v0f4u6so-7-etched.step / d5v0f4u6so-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); d5v0f4u6so-7.step / d5v0f4u6so-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (7 pp, sha256 98749d13a126132d, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF