component
CY8CMBR3102-SX1IT
Public Made by Adomby adom
Cypress Semicon ADC/DAC - Specialized, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
c00f26e
CY8CMBR3102-SX1IT
Cypress Semicon · ADC/DAC - Specialized · SOIC-8
CY8CMBR3102-SX1IT from Cypress Semicon, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I2C SCL | bidirectional | I2C clock line, which requires a pull-up resistor. |
| 2 | CMOD | passive | External modulator capacitor; connect a 2.2 nF/5 V/X7R or NPO capacitor. |
| 3 | VCC | power_out | Internal regulator output; connect a 0.1-µF decoupling capacitor if VDD > 1.8 V, and short this pin to VDD if VDD is 1.71 V to 1.89 V. |
| 4 | VDD | power_in | Power supply input; the device operates from 1.71 V to 5.5 V. |
| 5 | VSS | power_in | Ground. |
| 6 | CS1/PS1/GPO0/SH | bidirectional | CapSense button/proximity sensor input, also usable as GPO0 output or shield electrode (SPO0 in the register map); refer to Unused SPO Pin Connection on page 15 if unused. |
| 7 | CS0/PS0 | passive | CapSense button/proximity sensor input controlling GPO0; connect to VDD if unused. |
| 8 | I2C SDA | bidirectional | I2C data line, which requires a pull-up resistor. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Cypress Semicon |
| Package | SOIC-8 |
| Category | Data Converters |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
CY8CMBR3102-SX1IT - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
cy8cmbr3102-sx1it-etched.step/cy8cmbr3102-sx1it-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cy8cmbr3102-sx1it.step/cy8cmbr3102-sx1it.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Cypress Semicon datasheet (44 pp, sha256
85790bb28e06f735, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# CY8CMBR3102-SX1IT
**Cypress Semicon** · ADC/DAC - Specialized · SOIC-8
CY8CMBR3102-SX1IT from Cypress Semicon, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I2C SCL | bidirectional | I2C clock line, which requires a pull-up resistor. |
| 2 | CMOD | passive | External modulator capacitor; connect a 2.2 nF/5 V/X7R or NPO capacitor. |
| 3 | VCC | power_out | Internal regulator output; connect a 0.1-µF decoupling capacitor if VDD > 1.8 V, and short this pin to VDD if VDD is 1.71 V to 1.89 V. |
| 4 | VDD | power_in | Power supply input; the device operates from 1.71 V to 5.5 V. |
| 5 | VSS | power_in | Ground. |
| 6 | CS1/PS1/GPO0/SH | bidirectional | CapSense button/proximity sensor input, also usable as GPO0 output or shield electrode (SPO0 in the register map); refer to Unused SPO Pin Connection on page 15 if unused. |
| 7 | CS0/PS0 | passive | CapSense button/proximity sensor input controlling GPO0; connect to VDD if unused. |
| 8 | I2C SDA | bidirectional | I2C data line, which requires a pull-up resistor. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Cypress Semicon |
| Package | SOIC-8 |
| Category | Data Converters |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `CY8CMBR3102-SX1IT`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `cy8cmbr3102-sx1it-etched.step` / `cy8cmbr3102-sx1it-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cy8cmbr3102-sx1it.step` / `cy8cmbr3102-sx1it.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Cypress Semicon datasheet](docs/cy8cmbr3102-sx1it-datasheet.pdf) (44 pp, sha256 `85790bb28e06f735`, retrieved 2026-10-27, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/cy8cmbr3102-sx1it-datasheet.pdf)