main
Ray Publish 0.1.0 b6dc17e
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561
{
  "slug": "cy8c4247lti-l475",
  "version": "0.1.0",
  "type": "component",
  "description": "Cypress Semicon Microcontroller Units (MCUs/MPUs/SOCs), QFN-68(8x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "single chip microcomputer-microcontroller",
    "cy8c4247lti-l475",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "cy8c4247lti-l475.kicad_sym",
    "cy8c4247lti-l475.kicad_mod",
    "cy8c4247lti-l475.glb",
    "cy8c4247lti-l475.step",
    "cy8c4247lti-l475.lbr",
    "docs/hero.png",
    "docs/cy8c4247lti-l475-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "cy8c4247lti-l475-hero.glb",
    "cy8c4247lti-l475-hero.overlay.json",
    "cy8c4247lti-l475-etched.glb"
  ],
  "component": {
    "mpn": "CY8C4247LTI-L475",
    "manufacturer": "Cypress Semicon",
    "package": "QFN-68(8x8)",
    "pin_count": 69,
    "category": "Single Chip Microcomputer/Microcontroller",
    "subcategory": "Microcontroller Units (MCUs/MPUs/SOCs)",
    "datasheet": "https://www.infineon.com/dgdl/Infineon-PSoC_4_PSoC_4200L_Family-DataSheet-v12_00-EN.pdf?fileId=8ac78c8c7d0d8da4017d0ed894aa5a14&utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-files",
    "parts": {
      "symbol": "cy8c4247lti-l475.kicad_sym",
      "footprint": "cy8c4247lti-l475.kicad_mod",
      "model_3d": "cy8c4247lti-l475-hero.glb",
      "model_3d_plain": "cy8c4247lti-l475-etched.glb",
      "model_3d_step": "cy8c4247lti-l475-etched.step",
      "model_3d_step_plain": "cy8c4247lti-l475.step",
      "lbr": "cy8c4247lti-l475.lbr"
    },
    "distributor_links": {
      "lcsc": "C2944733",
      "digikey": "448-CY8C4247LTI-L475-ND",
      "mouser": "727-CY8C4247LTI-L475"
    },
    "distributor_check": {
      "checked_at": "2026-10-29T05:40:17Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "448-CY8C4247LTI-L475-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "727-CY8C4247LTI-L475",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "P1.7/VREF",
        "type": "bidirectional",
        "description": "GPIO P1.7 that also carries CTB0 pad 7 and the optional external SAR reference input sar_ext_vref."
      },
      {
        "number": "2",
        "name": "P2.0",
        "type": "bidirectional",
        "description": "GPIO P2.0 connected to SARMUX Port 2 input sarmux_pads[0], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "3",
        "name": "P2.1",
        "type": "bidirectional",
        "description": "GPIO P2.1 connected to SARMUX Port 2 input sarmux_pads[1], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "4",
        "name": "P2.2",
        "type": "bidirectional",
        "description": "GPIO P2.2 connected to SARMUX Port 2 input sarmux_pads[2], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "5",
        "name": "P2.3",
        "type": "bidirectional",
        "description": "GPIO P2.3 connected to SARMUX Port 2 input sarmux_pads[3], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "6",
        "name": "P2.4",
        "type": "bidirectional",
        "description": "GPIO P2.4 connected to SARMUX Port 2 input sarmux_pads[4], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "7",
        "name": "P2.5",
        "type": "bidirectional",
        "description": "GPIO P2.5 connected to SARMUX Port 2 input sarmux_pads[5], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "8",
        "name": "P2.6",
        "type": "bidirectional",
        "description": "GPIO P2.6 connected to SARMUX Port 2 input sarmux_pads[6], with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "9",
        "name": "P2.7",
        "type": "bidirectional",
        "description": "GPIO P2.7 connected to SARMUX Port 2 input sarmux_pads[7], with TCPWM alternate function per Table 2."
      },
      {
        "number": "10",
        "name": "VSSA",
        "type": "power_in",
        "description": "Analog ground pin where package pins allow; shorted to VSS otherwise."
      },
      {
        "number": "11",
        "name": "VDDA",
        "type": "power_in",
        "description": "Analog VDD pin that should be present before or concurrently with VDDD, and whose value must be equal to or higher than VDDD and VDDIO."
      },
      {
        "number": "12",
        "name": "P6.0",
        "type": "bidirectional",
        "description": "Overvoltage-tolerant GPIO (GPIO_OVT) P6.0 with TCPWM, SCB and CAN alternate functions per Table 2."
      },
      {
        "number": "13",
        "name": "P6.1",
        "type": "bidirectional",
        "description": "Overvoltage-tolerant GPIO (GPIO_OVT) P6.1 with TCPWM, SCB and CAN alternate functions per Table 2."
      },
      {
        "number": "14",
        "name": "P6.2",
        "type": "bidirectional",
        "description": "Overvoltage-tolerant GPIO (GPIO_OVT) P6.2 with TCPWM, SCB and CAN alternate functions per Table 2."
      },
      {
        "number": "15",
        "name": "P6.3",
        "type": "bidirectional",
        "description": "Overvoltage-tolerant GPIO (GPIO_OVT) P6.3 with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "16",
        "name": "P6.4/P12.0",
        "type": "bidirectional",
        "description": "Overvoltage-tolerant GPIO P6.4 shared with Port 12.0, which is an SIO pin, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "17",
        "name": "P6.5/P12.1",
        "type": "bidirectional",
        "description": "Overvoltage-tolerant GPIO P6.5 shared with Port 12.1, which is an SIO pin, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "18",
        "name": "VSSIO",
        "type": "power_in",
        "description": "Ground pin for the I/O power domain (VSS ground pin per the datasheet power pin definitions)."
      },
      {
        "number": "19",
        "name": "P3.0",
        "type": "bidirectional",
        "description": "GPIO P3.0 with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "20",
        "name": "P3.1",
        "type": "bidirectional",
        "description": "GPIO P3.1 with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "21",
        "name": "P3.2",
        "type": "bidirectional",
        "description": "GPIO P3.2 with TCPWM, SCB and SWD data (cpuss.swd_data) alternate functions per Table 2."
      },
      {
        "number": "22",
        "name": "P3.3",
        "type": "bidirectional",
        "description": "GPIO P3.3 with TCPWM, SCB and SWD clock (cpuss.swd_clk) alternate functions per Table 2."
      },
      {
        "number": "23",
        "name": "P3.4",
        "type": "bidirectional",
        "description": "GPIO P3.4 with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "24",
        "name": "P3.5",
        "type": "bidirectional",
        "description": "GPIO P3.5 with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "25",
        "name": "P3.6",
        "type": "bidirectional",
        "description": "GPIO P3.6 with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "26",
        "name": "P3.7",
        "type": "bidirectional",
        "description": "GPIO P3.7 with TCPWM alternate function per Table 2."
      },
      {
        "number": "27",
        "name": "VDDIO",
        "type": "power_in",
        "description": "I/O pin power domain; it should not be present without VDDD."
      },
      {
        "number": "28",
        "name": "P4.0",
        "type": "bidirectional",
        "description": "GPIO P4.0 with SCB and CAN alternate functions per Table 2."
      },
      {
        "number": "29",
        "name": "P4.1",
        "type": "bidirectional",
        "description": "GPIO P4.1 with SCB and CAN alternate functions per Table 2."
      },
      {
        "number": "30",
        "name": "P4.2",
        "type": "bidirectional",
        "description": "GPIO P4.2 with CSD c_mod, SCB, CAN and LPCOMP alternate functions per Table 2."
      },
      {
        "number": "31",
        "name": "P4.3",
        "type": "bidirectional",
        "description": "GPIO P4.3 with CSD c_sh_tank, SCB and LPCOMP alternate functions per Table 2."
      },
      {
        "number": "32",
        "name": "P4.4",
        "type": "bidirectional",
        "description": "GPIO P4.4 with CAN and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "33",
        "name": "P4.5",
        "type": "bidirectional",
        "description": "GPIO P4.5 with CAN and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "34",
        "name": "P4.6",
        "type": "bidirectional",
        "description": "GPIO P4.6 with CAN and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "35",
        "name": "P4.7",
        "type": "bidirectional",
        "description": "GPIO P4.7 with no listed alternate function in Table 2."
      },
      {
        "number": "36",
        "name": "D+/P13.0",
        "type": "bidirectional",
        "description": "USB Full-Speed D+ data line, also GPIO P13.0; Port 13 pins require VBUS (P13.2) to be powered."
      },
      {
        "number": "37",
        "name": "D–/P13.1",
        "type": "bidirectional",
        "description": "USB Full-Speed D- data line, also GPIO P13.1; Port 13 pins require VBUS (P13.2) to be powered."
      },
      {
        "number": "38",
        "name": "VBUS/P13.2",
        "type": "power_in",
        "description": "USB VBUS voltage input, typically 5 V (4.35 V to 5.5 V range), with no constraint on VBUS relative to VDDD; also GPIO P13.2."
      },
      {
        "number": "39",
        "name": "P7.0",
        "type": "bidirectional",
        "description": "GPIO P7.0 that also carries the external crystal input srss.eco_in, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "40",
        "name": "P7.1",
        "type": "bidirectional",
        "description": "GPIO P7.1 that also carries the external crystal output srss.eco_out, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "41",
        "name": "P7.2",
        "type": "bidirectional",
        "description": "GPIO P7.2 with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "42",
        "name": "P0.0",
        "type": "bidirectional",
        "description": "GPIO P0.0 with LPCOMP analog input lpcomp.in_p[0] and CAN, USB VBUS-valid and SCB alternate functions per Table 2."
      },
      {
        "number": "43",
        "name": "P0.1",
        "type": "bidirectional",
        "description": "GPIO P0.1 with LPCOMP analog input lpcomp.in_n[0] and CAN and SCB alternate functions per Table 2."
      },
      {
        "number": "44",
        "name": "P0.2",
        "type": "bidirectional",
        "description": "GPIO P0.2 with LPCOMP analog input lpcomp.in_p[1] and SCB alternate function per Table 2."
      },
      {
        "number": "45",
        "name": "P0.3",
        "type": "bidirectional",
        "description": "GPIO P0.3 with LPCOMP analog input lpcomp.in_n[1] per Table 2."
      },
      {
        "number": "46",
        "name": "P0.4",
        "type": "bidirectional",
        "description": "GPIO P0.4 that also carries the watch crystal input wco_in, with SCB alternate functions per Table 2."
      },
      {
        "number": "47",
        "name": "P0.5",
        "type": "bidirectional",
        "description": "GPIO P0.5 that also carries the watch crystal output wco_out, with SCB alternate functions per Table 2."
      },
      {
        "number": "48",
        "name": "P0.6",
        "type": "bidirectional",
        "description": "GPIO P0.6 that also carries the external clock input srss.ext_clk, with SCB alternate functions per Table 2."
      },
      {
        "number": "49",
        "name": "P0.7",
        "type": "bidirectional",
        "description": "GPIO P0.7 that also carries the wakeup input srss.wakeup, with SCB and CAN alternate functions per Table 2."
      },
      {
        "number": "50",
        "name": "XRES",
        "type": "input",
        "description": "External reset pin, reserved for external reset to avoid configuration conflicts during power-on or reconfiguration."
      },
      {
        "number": "51",
        "name": "VCCD",
        "type": "power_out",
        "description": "Regulated digital supply at 1.8 V ±5%, to be bypassed to VSS with a 1 µF ceramic capacitor at the pin (1 µF to 1.6 µF X5R or better in unregulated supply mode)."
      },
      {
        "number": "52",
        "name": "VSSD",
        "type": "power_in",
        "description": "Ground pin for the digital section (VSS)."
      },
      {
        "number": "53",
        "name": "VDDD",
        "type": "power_in",
        "description": "Power supply for both analog and digital sections where no VDDA pin exists; supply range is 1.71 V to 5.5 V."
      },
      {
        "number": "54",
        "name": "P5.0",
        "type": "bidirectional",
        "description": "GPIO P5.0 connected to CTB1 pad 0 and CSD c_mod, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "55",
        "name": "P5.1",
        "type": "bidirectional",
        "description": "GPIO P5.1 connected to CTB1 pad 1 and CSD c_sh_tank, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "56",
        "name": "P5.2",
        "type": "bidirectional",
        "description": "GPIO P5.2 connected to CTB1 pad 2 and CTB1 opamp 0 output, with TCPWM, SCB and LPCOMP alternate functions per Table 2."
      },
      {
        "number": "57",
        "name": "P5.3",
        "type": "bidirectional",
        "description": "GPIO P5.3 connected to CTB1 pad 3 and CTB1 opamp 1 output, with TCPWM, SCB and LPCOMP alternate functions per Table 2."
      },
      {
        "number": "58",
        "name": "P5.4",
        "type": "bidirectional",
        "description": "GPIO P5.4 connected to CTB1 pad 4, with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "59",
        "name": "P5.5",
        "type": "bidirectional",
        "description": "GPIO P5.5 connected to CTB1 pad 5, with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "60",
        "name": "VDDA",
        "type": "power_in",
        "description": "Analog VDD pin that should be present before or concurrently with VDDD, and whose value must be equal to or higher than VDDD and VDDIO."
      },
      {
        "number": "61",
        "name": "VSSA",
        "type": "power_in",
        "description": "Analog ground pin where package pins allow; shorted to VSS otherwise."
      },
      {
        "number": "62",
        "name": "P1.0",
        "type": "bidirectional",
        "description": "GPIO P1.0 connected to CTB0 pad 0, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "63",
        "name": "P1.1",
        "type": "bidirectional",
        "description": "GPIO P1.1 connected to CTB0 pad 1, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "64",
        "name": "P1.2",
        "type": "bidirectional",
        "description": "GPIO P1.2 connected to CTB0 pad 2 and CTB0 opamp 0 output, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "65",
        "name": "P1.3",
        "type": "bidirectional",
        "description": "GPIO P1.3 connected to CTB0 pad 3 and CTB0 opamp 1 output, with TCPWM and SCB alternate functions per Table 2."
      },
      {
        "number": "66",
        "name": "P1.4",
        "type": "bidirectional",
        "description": "GPIO P1.4 connected to CTB0 pad 4, with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "67",
        "name": "P1.5",
        "type": "bidirectional",
        "description": "GPIO P1.5 connected to CTB0 pad 5, with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "68",
        "name": "P1.6",
        "type": "bidirectional",
        "description": "GPIO P1.6 connected to CTB0 pad 6, with TCPWM and SCB SPI select alternate functions per Table 2."
      },
      {
        "number": "69",
        "name": "EP",
        "type": "passive",
        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: VBUS/P13.2 is typed power_in as a USB supply input; the datasheet describes it as a voltage input wi; VCCD is typed power_out because it is the internal regulator output in unregulated mode; in regulate; Pin 10 is printed as VSSA in the 68-pin QFN column, while the 124-ball BGA ball K4 is VSSD; pin 10 i",
          "exposed pad 69 added from the footprint"
        ],
        "pages_sent": 26,
        "cost_usd": 0.2974,
        "at": "2026-10-29T05:40:01"
      },
      "datasheet": {
        "url": "https://www.infineon.com/dgdl/Infineon-PSoC_4_PSoC_4200L_Family-DataSheet-v12_00-EN.pdf?fileId=8ac78c8c7d0d8da4017d0ed894aa5a14&utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-files",
        "pages": 72,
        "sha256": "f1b627a0d51ff44b",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 69,
        "described": 69,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "cy8c4247lti-l475.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          8.0,
          8.0,
          0.87
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "7eecf1c3ff4cba11026f26e261e1c97e34bcb6b0239bc5c5d39464b2f4148e9c",
        "checked": "2026-10-29",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "cy8c4247lti-l475-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          8.0,
          8.0,
          0.87
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "324e8394453325d2b9ee2dc0e2c38d0b48baab8dc7c77fbb99379b1a4d0fdd86",
        "checked": "2026-10-29",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}