component
CY8C4245AXI-483
Public Made by Adomby adom
Infineon Cypress Semicon Microcontrollers (MCU/MPU/SOC), TQFP-44(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409
{
"slug": "cy8c4245axi-483",
"version": "0.1.0",
"type": "component",
"description": "Infineon Cypress Semicon Microcontrollers (MCU/MPU/SOC), TQFP-44(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"cy8c4245axi-483",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cy8c4245axi-483.kicad_sym",
"cy8c4245axi-483.kicad_mod",
"cy8c4245axi-483.glb",
"cy8c4245axi-483.step",
"cy8c4245axi-483.lbr",
"docs/hero.png",
"docs/cy8c4245axi-483-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cy8c4245axi-483-hero.glb",
"cy8c4245axi-483-hero.overlay.json",
"cy8c4245axi-483-etched.glb"
],
"component": {
"mpn": "CY8C4245AXI-483",
"manufacturer": "Infineon Cypress Semicon",
"package": "TQFP-44(10x10)",
"pin_count": 44,
"category": "Embedded Processors & Controllers",
"subcategory": "Microcontrollers (MCU/MPU/SOC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884956302598144",
"parts": {
"symbol": "cy8c4245axi-483.kicad_sym",
"footprint": "cy8c4245axi-483.kicad_mod",
"model_3d": "cy8c4245axi-483-hero.glb",
"model_3d_plain": "cy8c4245axi-483-etched.glb",
"model_3d_step": "cy8c4245axi-483-etched.step",
"model_3d_step_plain": "cy8c4245axi-483.step",
"lbr": "cy8c4245axi-483.lbr"
},
"distributor_links": {
"lcsc": "C462527",
"digikey": "CY8C4245AXI-483-ND"
},
"distributor_check": {
"checked_at": "2026-10-18T20:55:13Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "CY8C4245AXI-483-ND",
"status": "found"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "VSS",
"type": "power_in",
"description": "Ground pin for the device."
},
{
"number": "2",
"name": "P2.0",
"type": "bidirectional",
"description": "Port 2 Pin 0 GPIO, also usable for LCD, CSD CapSense and SAR mux input sarmux.0; Port 2 comprises the high-speed analog inputs for the SAR mux."
},
{
"number": "3",
"name": "P2.1",
"type": "bidirectional",
"description": "Port 2 Pin 1 GPIO, also usable for LCD, CSD CapSense and SAR mux input sarmux.1."
},
{
"number": "4",
"name": "P2.2",
"type": "bidirectional",
"description": "Port 2 Pin 2 GPIO, also usable for LCD, CSD CapSense and SAR mux input sarmux.2."
},
{
"number": "5",
"name": "P2.3",
"type": "bidirectional",
"description": "Port 2 Pin 3 GPIO, also usable for LCD, CSD CapSense and SAR mux input sarmux.3."
},
{
"number": "6",
"name": "P2.4",
"type": "bidirectional",
"description": "Port 2 Pin 4 GPIO, also usable for LCD, CSD CapSense, SAR mux input sarmux.4, and TCPWM0 positive output tcpwm0_p[1]."
},
{
"number": "7",
"name": "P2.5",
"type": "bidirectional",
"description": "Port 2 Pin 5 GPIO, also usable for LCD, CSD CapSense, SAR mux input sarmux.5, and TCPWM0 negative output tcpwm0_n[1]."
},
{
"number": "8",
"name": "P2.6",
"type": "bidirectional",
"description": "Port 2 Pin 6 GPIO, also usable for LCD, CSD CapSense, SAR mux input sarmux.6, and TCPWM1 positive output tcpwm1_p[1]."
},
{
"number": "9",
"name": "P2.7",
"type": "bidirectional",
"description": "Port 2 Pin 7 GPIO, also usable for LCD, CSD CapSense, SAR mux input sarmux.7, and TCPWM1 negative output tcpwm1_n[1]."
},
{
"number": "10",
"name": "VSS",
"type": "power_in",
"description": "Ground pin for the device."
},
{
"number": "11",
"name": "P3.0",
"type": "bidirectional",
"description": "Port 3 Pin 0 GPIO, also usable for LCD, CSD, TCPWM0 positive output, and SCB1 UART RX, I2C SCL or SPI MOSI."
},
{
"number": "12",
"name": "P3.1",
"type": "bidirectional",
"description": "Port 3 Pin 1 GPIO, also usable for LCD, CSD, TCPWM0 negative output, and SCB1 UART TX, I2C SDA or SPI MISO."
},
{
"number": "13",
"name": "P3.2",
"type": "bidirectional",
"description": "Port 3 Pin 2 GPIO, also usable for LCD, CSD, TCPWM1 positive output, SWD I/O (swd_io[0]) and SCB1 SPI clock; this pin is an SWD pin after boot (reset)."
},
{
"number": "14",
"name": "P3.3",
"type": "bidirectional",
"description": "Port 3 Pin 3 GPIO, also usable for LCD, CSD, TCPWM1 negative output, SWD clock (swd_clk[0]) and SCB1 SPI slave select 0; this pin is an SWD pin after boot (reset)."
},
{
"number": "15",
"name": "P3.4",
"type": "bidirectional",
"description": "Port 3 Pin 4 GPIO, also usable for LCD, CSD, TCPWM2 positive output, and SCB1 SPI slave select 1."
},
{
"number": "16",
"name": "P3.5",
"type": "bidirectional",
"description": "Port 3 Pin 5 GPIO, also usable for LCD, CSD, TCPWM2 negative output, and SCB1 SPI slave select 2."
},
{
"number": "17",
"name": "P3.6",
"type": "bidirectional",
"description": "Port 3 Pin 6 GPIO, also usable for LCD, CSD, TCPWM3 positive output, and SCB1 SPI slave select 3."
},
{
"number": "18",
"name": "P3.7",
"type": "bidirectional",
"description": "Port 3 Pin 7 GPIO, also usable for LCD, CSD and TCPWM3 negative output."
},
{
"number": "19",
"name": "VDDD",
"type": "power_in",
"description": "Digital supply, 1.8 to 5.5 V; supplies both analog and digital sections where no VDDA pin is present."
},
{
"number": "20",
"name": "P4.0",
"type": "bidirectional",
"description": "Port 4 Pin 0 GPIO, also usable for LCD, CSD, and SCB0 UART RX, I2C SCL or SPI MOSI."
},
{
"number": "21",
"name": "P4.1",
"type": "bidirectional",
"description": "Port 4 Pin 1 GPIO, also usable for LCD, CSD, and SCB0 UART TX, I2C SDA or SPI MISO."
},
{
"number": "22",
"name": "P4.2",
"type": "bidirectional",
"description": "Port 4 Pin 2 GPIO, also usable for LCD, CSD (csd_c_mod modulator capacitor connection), and SCB0 SPI clock."
},
{
"number": "23",
"name": "P4.3",
"type": "bidirectional",
"description": "Port 4 Pin 3 GPIO, also usable for LCD, CSD (csd_c_sh_tank connection), and SCB0 SPI slave select 0."
},
{
"number": "24",
"name": "P0.0",
"type": "bidirectional",
"description": "Port 0 Pin 0 GPIO, also usable for LCD, CSD, SCB0 SPI slave select 1, and comparator 1 positive input comp1_inp."
},
{
"number": "25",
"name": "P0.1",
"type": "bidirectional",
"description": "Port 0 Pin 1 GPIO, also usable for LCD, CSD, SCB0 SPI slave select 2, and comparator 1 negative input comp1_inn."
},
{
"number": "26",
"name": "P0.2",
"type": "bidirectional",
"description": "Port 0 Pin 2 GPIO, also usable for LCD, CSD, SCB0 SPI slave select 3, and comparator 2 positive input comp2_inp."
},
{
"number": "27",
"name": "P0.3",
"type": "bidirectional",
"description": "Port 0 Pin 3 GPIO, also usable for LCD, CSD, and comparator 2 negative input comp2_inn."
},
{
"number": "28",
"name": "P0.4",
"type": "bidirectional",
"description": "Port 0 Pin 4 GPIO, also usable for LCD, CSD, and SCB1 UART RX, I2C SCL or SPI MOSI (alternate [1] mapping)."
},
{
"number": "29",
"name": "P0.5",
"type": "bidirectional",
"description": "Port 0 Pin 5 GPIO, also usable for LCD, CSD, and SCB1 UART TX, I2C SDA or SPI MISO (alternate [1] mapping)."
},
{
"number": "30",
"name": "P0.6",
"type": "bidirectional",
"description": "Port 0 Pin 6 GPIO, also usable for LCD, CSD, SCB1 SPI clock (alternate [1] mapping), and external clock input ext_clk."
},
{
"number": "31",
"name": "P0.7",
"type": "bidirectional",
"description": "Port 0 Pin 7 GPIO, also usable for LCD, CSD, SCB1 SPI slave select 0 (alternate [1] mapping), and wakeup input."
},
{
"number": "32",
"name": "XRES",
"type": "input",
"description": "Active-low chip reset input with an internal pull-up resistor that is always enabled; reset pulse width must be at least 1 µs."
},
{
"number": "33",
"name": "VCCD",
"type": "power_out",
"description": "Regulated 1.8 V digital core supply output (1.8 V ±5%) that must be bypassed with a 1-µF to 1.6-µF X5R ceramic capacitor."
},
{
"number": "34",
"name": "VDDD",
"type": "power_in",
"description": "Digital supply, 1.8 to 5.5 V; must be shorted to VDDA in unregulated external supply mode and VDDA must be equal to or higher than VDDD at power-up."
},
{
"number": "35",
"name": "VDDA",
"type": "power_in",
"description": "Analog supply, 1.8 to 5.5 V, equal to VDDD."
},
{
"number": "36",
"name": "VSSA",
"type": "power_in",
"description": "Analog ground pin."
},
{
"number": "37",
"name": "P1.0",
"type": "bidirectional",
"description": "Port 1 Pin 0 GPIO, also usable for LCD, CSD, CTB opamp 0 non-inverting input ctb.oa0.inp, and TCPWM2 positive output tcpwm2_p[1]."
},
{
"number": "38",
"name": "P1.1",
"type": "bidirectional",
"description": "Port 1 Pin 1 GPIO, also usable for LCD, CSD, CTB opamp 0 inverting input ctb.oa0.inm, and TCPWM2 negative output tcpwm2_n[1]."
},
{
"number": "39",
"name": "P1.2",
"type": "bidirectional",
"description": "Port 1 Pin 2 GPIO, also usable for LCD, CSD, CTB opamp 0 output ctb.oa0.out, and TCPWM3 positive output tcpwm3_p[1]."
},
{
"number": "40",
"name": "P1.3",
"type": "bidirectional",
"description": "Port 1 Pin 3 GPIO, also usable for LCD, CSD, CTB opamp 1 output ctb.oa1.out, and TCPWM3 negative output tcpwm3_n[1]."
},
{
"number": "41",
"name": "P1.4",
"type": "bidirectional",
"description": "Port 1 Pin 4 GPIO, also usable for LCD, CSD, and CTB opamp 1 inverting input ctb.oa1.inm."
},
{
"number": "42",
"name": "P1.5",
"type": "bidirectional",
"description": "Port 1 Pin 5 GPIO, also usable for LCD, CSD, and CTB opamp 1 non-inverting input ctb.oa1.inp."
},
{
"number": "43",
"name": "P1.6",
"type": "bidirectional",
"description": "Port 1 Pin 6 GPIO, also usable for LCD, CSD, and CTB opamp 0 alternate non-inverting input ctb.oa0.inp_alt."
},
{
"number": "44",
"name": "P1.7/VREF",
"type": "bidirectional",
"description": "Port 1 Pin 7 GPIO, also usable as external SAR reference input/bypass ext_vref, LCD, CSD, and CTB opamp 1 alternate non-inverting input ctb.oa1.inp_alt."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The ordering table (Table 41, page 35) lists CY8C4245AXI-483 with package code AX (TQFP) and 36 GPIO; Pins 13 (P3.2) and 14 (P3.3) are SWD pins after boot/reset per note 2 on page 11; they may be needed; Pin types for GPIO pins are set to bidirectional per KiCad ERC classes; the datasheet describes them"
],
"pages_sent": 45,
"cost_usd": 0.1926,
"at": "2026-10-18T20:54:53"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884956302598144",
"pages": 45,
"sha256": "a1248f50e070da7c",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 44,
"described": 44,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cy8c4245axi-483.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
12.0,
12.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "61ecec1147f835d2c9d165c450b1c8d53e65b038f6ca1dac3066a2dfb1bbbb85",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cy8c4245axi-483-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
12.0,
12.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "169376b3202551635e4208cc2a950cec48ae5a5c0c3cd3d2ba11e9f761798084",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}