component
CY8C4146LQI-S423
Public Made by Adomby adom
Cypress Semicon Microcontroller Units (MCUs/MPUs/SOCs), QFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
ea5d45c
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439
{
"slug": "cy8c4146lqi-s423",
"version": "0.1.0",
"type": "component",
"description": "Cypress Semicon Microcontroller Units (MCUs/MPUs/SOCs), QFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"single chip microcomputer-microcontroller",
"cy8c4146lqi-s423",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cy8c4146lqi-s423.kicad_sym",
"cy8c4146lqi-s423.kicad_mod",
"cy8c4146lqi-s423.glb",
"cy8c4146lqi-s423.step",
"cy8c4146lqi-s423.lbr",
"docs/hero.png",
"docs/cy8c4146lqi-s423-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cy8c4146lqi-s423-hero.glb",
"cy8c4146lqi-s423-hero.overlay.json"
],
"component": {
"mpn": "CY8C4146LQI-S423",
"manufacturer": "Cypress Semicon",
"package": "QFN-40-EP(6x6)",
"pin_count": 41,
"category": "Single Chip Microcomputer/Microcontroller",
"subcategory": "Microcontroller Units (MCUs/MPUs/SOCs)",
"datasheet": "https://www.infineon.com/assets/row/public/documents/30/49/infineon-psoc-4-psoc-4100s-datasheet-programmable-system-datasheet-en.pdf?fileId=8ac78c8c7d0d8da4017d0eda5fc45c69&utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-files",
"parts": {
"symbol": "cy8c4146lqi-s423.kicad_sym",
"footprint": "cy8c4146lqi-s423.kicad_mod",
"model_3d": "cy8c4146lqi-s423-hero.glb",
"model_3d_plain": "cy8c4146lqi-s423.glb",
"model_3d_step": "cy8c4146lqi-s423-etched.step",
"model_3d_step_plain": "cy8c4146lqi-s423.step",
"lbr": "cy8c4146lqi-s423.lbr"
},
"distributor_links": {
"lcsc": "C2948687",
"digikey": "CY8C4146LQI-S423-ND",
"mouser": "727-CY8C4146LQI-S423"
},
"distributor_check": {
"checked_at": "2026-11-12T19:25:42Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "CY8C4146LQI-S423-ND",
"status": "found"
},
"mouser": {
"pn": "727-CY8C4146LQI-S423",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "P2.0",
"type": "bidirectional",
"description": "GPIO port 2.0 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[0], tcpwm.line[4]:0, csd.comp and scb[1].i2c_scl:1 per Table 2."
},
{
"number": "2",
"name": "P2.1",
"type": "bidirectional",
"description": "GPIO port 2.1 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[1], tcpwm.line_compl[4]:0, tcpwm.tr_in[5] and scb[1].i2c_sda:1 per Table 2."
},
{
"number": "3",
"name": "P2.2",
"type": "bidirectional",
"description": "GPIO port 2.2 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[2], SmartIo[0].io[2] and scb[1].spi_clk:2 per Table 2."
},
{
"number": "4",
"name": "P2.3",
"type": "bidirectional",
"description": "GPIO port 2.3 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[3], SmartIo[0].io[3] and scb[1].spi_select0:2 per Table 2."
},
{
"number": "5",
"name": "P2.4",
"type": "bidirectional",
"description": "GPIO port 2.4 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[4], SmartIo[0].io[4], tcpwm.line[0]:1 and scb[1].spi_select1:1 per Table 2."
},
{
"number": "6",
"name": "P2.5",
"type": "bidirectional",
"description": "GPIO port 2.5 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[5], SmartIo[0].io[5], tcpwm.line_compl[0]:1 and scb[1].spi_select2:1 per Table 2."
},
{
"number": "7",
"name": "P2.6",
"type": "bidirectional",
"description": "GPIO port 2.6 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[6], SmartIo[0].io[6], tcpwm.line[1]:1 and scb[1].spi_select3:1 per Table 2."
},
{
"number": "8",
"name": "P2.7",
"type": "bidirectional",
"description": "GPIO port 2.7 (any GPIO can be CAPSENSE, analog or digital); alternate functions include sarmux[7], SmartIo[0].io[7], tcpwm.line_compl[1]:1, lpcomp.comp[0]:1 and scb[2].spi_mosi per Table 2."
},
{
"number": "9",
"name": "VSSD",
"type": "power_in",
"description": "Ground pin for the digital section."
},
{
"number": "10",
"name": "P3.0",
"type": "bidirectional",
"description": "GPIO port 3.0 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[0], tcpwm.line[0]:0, scb[1].uart_rx:1 and scb[1].spi_mosi:0 per Table 2."
},
{
"number": "11",
"name": "P3.1",
"type": "bidirectional",
"description": "GPIO port 3.1 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[1], tcpwm.line_compl[0]:0, scb[1].uart_tx:1 and scb[1].spi_miso:0 per Table 2."
},
{
"number": "12",
"name": "P3.2",
"type": "bidirectional",
"description": "GPIO port 3.2 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[2], tcpwm.line[1]:0, cpuss.swd_data and scb[1].spi_clk:0 per Table 2."
},
{
"number": "13",
"name": "P3.3",
"type": "bidirectional",
"description": "GPIO port 3.3 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[3], tcpwm.line_compl[1]:0, cpuss.swd_clk and scb[1].spi_select0:0 per Table 2."
},
{
"number": "14",
"name": "P3.4",
"type": "bidirectional",
"description": "GPIO port 3.4 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[4], tcpwm.line[2]:0, tcpwm.tr_in[6] and scb[1].spi_select1:0 per Table 2."
},
{
"number": "15",
"name": "P3.5",
"type": "bidirectional",
"description": "GPIO port 3.5 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[5], tcpwm.line_compl[2]:0 and scb[1].spi_select2:0 per Table 2."
},
{
"number": "16",
"name": "P3.6",
"type": "bidirectional",
"description": "GPIO port 3.6 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[6], tcpwm.line[3]:0 and scb[1].spi_select3:0 per Table 2."
},
{
"number": "17",
"name": "P3.7",
"type": "bidirectional",
"description": "GPIO port 3.7 (any GPIO can be CAPSENSE, analog or digital); alternate functions include SmartIo[1].io[7], tcpwm.line_compl[3]:0, lpcomp.comp[1]:1 and scb[2].spi_miso per Table 2."
},
{
"number": "18",
"name": "P4.0",
"type": "bidirectional",
"description": "GPIO port 4.0 (any GPIO can be CAPSENSE, analog or digital); alternate functions include csd.vref_ext, scb[0].uart_rx:0, scb[0].i2c_scl:1 and scb[0].spi_mosi:0 per Table 2."
},
{
"number": "19",
"name": "P4.1",
"type": "bidirectional",
"description": "GPIO port 4.1 (any GPIO can be CAPSENSE, analog or digital); alternate functions include csd.cshieldpads, scb[0].uart_tx:0, scb[0].i2c_sda:1 and scb[0].spi_miso:0 per Table 2."
},
{
"number": "20",
"name": "P4.2",
"type": "bidirectional",
"description": "GPIO port 4.2 (any GPIO can be CAPSENSE, analog or digital); alternate functions include csd.cmodpad, scb[0].uart_cts:0, lpcomp.comp[0]:0 and scb[0].spi_clk:0 per Table 2."
},
{
"number": "21",
"name": "P4.3",
"type": "bidirectional",
"description": "GPIO port 4.3 (any GPIO can be CAPSENSE, analog or digital); alternate functions include csd.csh_tank, scb[0].uart_rts:0, lpcomp.comp[1]:0 and scb[0].spi_select0:0 per Table 2."
},
{
"number": "22",
"name": "P0.0",
"type": "bidirectional",
"description": "GPIO port 0.0 (any GPIO can be CAPSENSE, analog or digital); alternate functions include lpcomp.in_p[0], tcpwm.tr_in[0], scb[2].i2c_scl:0 and scb[0].spi_select1:0 per Table 2."
},
{
"number": "23",
"name": "P0.1",
"type": "bidirectional",
"description": "GPIO port 0.1 (any GPIO can be CAPSENSE, analog or digital); alternate functions include lpcomp.in_n[0], tcpwm.tr_in[1], scb[2].i2c_sda:0 and scb[0].spi_select2:0 per Table 2."
},
{
"number": "24",
"name": "P0.2",
"type": "bidirectional",
"description": "GPIO port 0.2 (any GPIO can be CAPSENSE, analog or digital); alternate functions include lpcomp.in_p[1] and scb[0].spi_select3:0 per Table 2."
},
{
"number": "25",
"name": "P0.3",
"type": "bidirectional",
"description": "GPIO port 0.3 (any GPIO can be CAPSENSE, analog or digital); alternate functions include lpcomp.in_n[1] and scb[2].spi_select0 per Table 2."
},
{
"number": "26",
"name": "P0.4",
"type": "bidirectional",
"description": "GPIO port 0.4 (any GPIO can be CAPSENSE, analog or digital); alternate functions include wco.wco_in, scb[1].uart_rx:0, scb[2].uart_rx:0, scb[1].i2c_scl:0 and scb[1].spi_mosi:1 per Table 2."
},
{
"number": "27",
"name": "P0.5",
"type": "bidirectional",
"description": "GPIO port 0.5 (any GPIO can be CAPSENSE, analog or digital); alternate functions include wco.wco_out, scb[1].uart_tx:0, scb[2].uart_tx:0, scb[1].i2c_sda:0 and scb[1].spi_miso:1 per Table 2."
},
{
"number": "28",
"name": "P0.6",
"type": "bidirectional",
"description": "GPIO port 0.6 (any GPIO can be CAPSENSE, analog or digital); alternate functions include srss.ext_clk, scb[1].uart_cts:0, scb[2].uart_tx:1 and scb[1].spi_clk:1 per Table 2."
},
{
"number": "29",
"name": "P0.7",
"type": "bidirectional",
"description": "GPIO port 0.7 (any GPIO can be CAPSENSE, analog or digital); alternate functions include tcpwm.line[0]:2, scb[1].uart_rts:0 and scb[1].spi_select0:1 per Table 2."
},
{
"number": "30",
"name": "XRES",
"type": "input",
"description": "External reset input (XRES); its electrical limits are given in section 5.2.2, which is not part of the supplied text."
},
{
"number": "31",
"name": "VCCD",
"type": "power_out",
"description": "Regulated digital supply output of 1.8 V ± 5% that must be bypassed to ground with a 0.1 µF X5R (or better) capacitor and must not be connected to anything else in Mode 1."
},
{
"number": "32",
"name": "VDDD",
"type": "power_in",
"description": "Power supply for the digital section."
},
{
"number": "33",
"name": "VDDA",
"type": "power_in",
"description": "Power supply for the analog section, which runs directly from VDD with no analog regulator."
},
{
"number": "34",
"name": "VSSA",
"type": "power_in",
"description": "Ground pin for the analog section."
},
{
"number": "35",
"name": "P1.0",
"type": "bidirectional",
"description": "GPIO port 1.0 (any GPIO can be CAPSENSE, analog or digital); alternate functions include ctb0_oa0+, tcpwm.line[2]:1, scb[0].uart_rx:1, scb[0].i2c_scl:0 and scb[0].spi_mosi:1 per Table 2."
},
{
"number": "36",
"name": "P1.1",
"type": "bidirectional",
"description": "GPIO port 1.1 (any GPIO can be CAPSENSE, analog or digital); alternate functions include ctb0_oa0-, tcpwm.line_compl[2]:1, scb[0].uart_tx:1, scb[0].i2c_sda:0 and scb[0].spi_miso:1 per Table 2."
},
{
"number": "37",
"name": "P1.2",
"type": "bidirectional",
"description": "GPIO port 1.2 (any GPIO can be CAPSENSE, analog or digital); alternate functions include ctb0_oa0_out, tcpwm.line[3]:1, scb[0].uart_cts:1, tcpwm.tr_in[2], scb[2].i2c_scl:1 and scb[0].spi_clk:1 per Table 2."
},
{
"number": "38",
"name": "P1.3",
"type": "bidirectional",
"description": "GPIO port 1.3 (any GPIO can be CAPSENSE, analog or digital); alternate functions include ctb0_oa1_out, tcpwm.line_compl[3]:1, scb[0].uart_rts:1, tcpwm.tr_in[3], scb[2].i2c_sda:1 and scb[0].spi_select0:1 per Table 2."
},
{
"number": "39",
"name": "P1.4",
"type": "bidirectional",
"description": "GPIO port 1.4 (any GPIO can be CAPSENSE, analog or digital); alternate functions include ctb0_oa1- and scb[0].spi_select1:1 per Table 2."
},
{
"number": "40",
"name": "P1.7/VREF",
"type": "bidirectional",
"description": "GPIO port 1.7 (any GPIO can be CAPSENSE, analog or digital); alternate functions include ctb0_oa1+, sar_ext_vref0, sar_ext_vref1 and scb[2].spi_clk per Table 2."
},
{
"number": "41",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN supplied is CY8C4146LQI-S423 without the 'T' suffix. The ordering table lists CY8C4146LQI-S4; The QFN-40-EP exposed thermal pad is not listed in Table 1 (only pins 1-40 are given), so no pad des; The Table 1 text extraction contained a stray '1 VSSD' line; the revision history (Rev *Q) states th"
],
"pages_sent": 23,
"cost_usd": 0.013,
"at": "2026-11-12T19:25:29"
},
"datasheet": {
"url": "https://www.infineon.com/assets/row/public/documents/30/49/infineon-psoc-4-psoc-4100s-datasheet-programmable-system-datasheet-en.pdf?fileId=8ac78c8c7d0d8da4017d0eda5fc45c69&utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-files",
"pages": 66,
"sha256": "077139eb014776df",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"model_3d_generated": {
"generator": "factory/gen_pkg3d.py",
"family": "QFN",
"height_mm": 0.6,
"height_basis": "datasheet A, nominal",
"standoff_mm": 0.0
},
"pins": {
"total": 41,
"described": 41,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cy8c4146lqi-s423.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.02,
6.02,
0.6
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "c71e777d0fdbdf9ce318b5173063bc6733ac4857e8fef17a07e116999b4910c0",
"checked": "2026-11-12",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cy8c4146lqi-s423-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.02,
6.02,
0.6
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "76eb1236ff021367dee99f3447158b596390a8504fda9757897d08426fd7dfef",
"checked": "2026-11-12",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "40L QFN (LR40A/LQ40A, PG-VQFN-40, drawing 001-80659, spec BID27)",
"source_page": 49,
"D": {
"nom_mm": 6.0,
"range_mm": [
null,
null
]
},
"E1": {
"nom_mm": 6.0,
"range_mm": [
null,
null
]
},
"e": {
"nom_mm": 0.5,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 0.6,
"range_mm": [
null,
null
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "cy8c4146lqi-s423.step",
"verdict": "PASS",
"reasons": [
"height within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
}
}