main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers cy8c20055-24lkxi: viewers · Ray 22h ago
cy8c20055-24lkxi-etched.glb Publish 0.1.0 · Ray 22h ago
cy8c20055-24lkxi-etched.step cy8c20055-24lkxi: factory component page (tier=lcsc) · Ray 22h ago
cy8c20055-24lkxi-hero.glb cy8c20055-24lkxi: hero GLB from the etched model (keeps the MPN mark) · Ray 22h ago
cy8c20055-24lkxi-hero.overlay.json Publish 0.1.0 · Ray 22h ago
cy8c20055-24lkxi.glb Publish 0.1.0 · Ray 22h ago
cy8c20055-24lkxi.kicad_mod Publish 0.1.0 · Ray 22h ago
cy8c20055-24lkxi.kicad_sym Publish 0.1.0 · Ray 22h ago
cy8c20055-24lkxi.lbr Publish 0.1.0 · Ray 22h ago
cy8c20055-24lkxi.step Publish 0.1.0 · Ray 22h ago
package.json Publish 0.1.0 · Ray 22h ago
page.json Set visibility: public · Ray 22h ago
README.md Publish 0.1.0 · Ray 22h ago

CY8C20055-24LKXI

Cypress Semicon · Microcontroller Units (MCUs/MPUs/SOCs) · QFN-16(3x3)

CY8C20055-24LKXI from Cypress Semicon, in a QFN-16(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P2[5] bidirectional General purpose digital I/O with analog input capability; also XTAL Out.
2 P2[3] bidirectional General purpose digital I/O with analog input capability; also XTAL In.
3 P1[7] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input; I2C SCL (SPI SS is not available in CY8C20055).
4 P1[5] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input; I2C SDA (SPI MISO is not available in CY8C20055).
5 P1[3] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input; SPI CLK (not available in CY8C20055).
6 P1[1] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input; ISSP clock pin (not High Z at POR), I2C SCL, SPI MOSI (SPI not available in CY8C20055).
7 Vss power_in Ground pin.
8 P1[0] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input; ISSP data pin (not High Z at POR), I2C SDA, SPI CLK (SPI not available in CY8C20055).
9 P1[2] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input.
10 P1[4] bidirectional 5 mA high-drive, regulated-output-option I/O with analog input; optional external clock EXTCLK.
11 XRES input Active high external reset with internal pull down.
12 P0[4] bidirectional 5 mA high-drive I/O with analog input.
13 Vdd power_in Power pin.
14 P0[7] bidirectional 5 mA high-drive I/O with analog input.
15 P0[3] bidirectional 5 mA high-drive I/O with analog input; integrating input.
16 P0[1] bidirectional 5 mA high-drive I/O with analog input; integrating input.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Cypress Semicon
Package QFN-16(3x3)
Category Single Chip Microcomputer/Microcontroller
Pins 17

CAD (KiCad official)

  • Symbol: CY8C20055-24LKXI
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16(3x3) (KiCad packages3D, STEP)
  • 3D model files: cy8c20055-24lkxi-etched.step / cy8c20055-24lkxi-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cy8c20055-24lkxi.step / cy8c20055-24lkxi.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Cypress Semicon datasheet (275 pp, sha256 c61db78d674ccf72, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF