component

CY74FCT245ATPC

Public Made by Adom

by adom

Texas Instruments Buffers / Drivers, PDIP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icscy74fct245atpcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers cy74fct245atpc: viewers · Ray 7d ago
cy74fct245atpc-etched.glb Publish 0.1.0 · Ray 7d ago
cy74fct245atpc-etched.step cy74fct245atpc: factory component page (tier=mfr) · Ray 7d ago
cy74fct245atpc-hero.glb cy74fct245atpc: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
cy74fct245atpc-hero.overlay.json Publish 0.1.0 · Ray 7d ago
cy74fct245atpc.glb Publish 0.1.0 · Ray 7d ago
cy74fct245atpc.kicad_mod Publish 0.1.0 · Ray 7d ago
cy74fct245atpc.kicad_sym Publish 0.1.0 · Ray 7d ago
cy74fct245atpc.lbr Publish 0.1.0 · Ray 7d ago
cy74fct245atpc.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

CY74FCT245ATPC

Texas Instruments · Buffers / Drivers · PDIP-20

CY74FCT245ATPC from Texas Instruments, in a PDIP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 T/R input Transmit/receive input: high sends data from A ports to B ports, low sends B data to bus A.
2 A0 bidirectional A-port channel 0 3-state I/O, high-impedance when OE is high.
3 A1 bidirectional A-port channel 1 3-state I/O, high-impedance when OE is high.
4 A2 bidirectional A-port channel 2 3-state I/O, high-impedance when OE is high.
5 A3 bidirectional A-port channel 3 3-state I/O, high-impedance when OE is high.
6 A4 bidirectional A-port channel 4 3-state I/O, high-impedance when OE is high.
7 A5 bidirectional A-port channel 5 3-state I/O, high-impedance when OE is high.
8 A6 bidirectional A-port channel 6 3-state I/O, high-impedance when OE is high.
9 A7 bidirectional A-port channel 7 3-state I/O, high-impedance when OE is high.
10 GND power_in Ground.
11 B7 bidirectional B-port channel 7 3-state I/O, high-impedance when OE is high.
12 B6 bidirectional B-port channel 6 3-state I/O, high-impedance when OE is high.
13 B5 bidirectional B-port channel 5 3-state I/O, high-impedance when OE is high.
14 B4 bidirectional B-port channel 4 3-state I/O, high-impedance when OE is high.
15 B3 bidirectional B-port channel 3 3-state I/O, high-impedance when OE is high.
16 B2 bidirectional B-port channel 2 3-state I/O, high-impedance when OE is high.
17 B1 bidirectional B-port channel 1 3-state I/O, high-impedance when OE is high.
18 B0 bidirectional B-port channel 0 3-state I/O, high-impedance when OE is high.
19 OE input Output enable input: when high, both A and B ports are placed in the high-impedance state.
20 VCC power_in Supply voltage, 4.75 V to 5.25 V recommended for CY74FCT245AT.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-20
Category Logic ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.75 5 5.25 V CY74FCT245AT 3
High-level input voltage VIH 2 V 3
Low-level input voltage VIL 0.8 V 3
High-level output current IOH -32 mA 3
Low-level output current IOL 64 mA 3
Operating free-air temperature TA -40 85 °C 3
Supply voltage range to ground VCC -0.5 7 V 3
DC input voltage range VIN -0.5 7 V 3
DC output voltage range VOUT -0.5 7 V 3
DC output current (maximum sink current/pin) 120 mA 3
Ambient temperature range with power applied TA -65 135 °C 3
Storage temperature range Tstg -65 150 °C 3
Package thermal impedance, P package θJA 69 °C/W P package, JESD 51-7 3
Input clamp voltage VIK -0.7 -1.2 V VCC = 4.75 V, IIN = -18 mA 4
High-level output voltage VOH 2.4 3.3 V VCC = 4.75 V, IOH = -15 mA 4
High-level output voltage VOH 2 V VCC = 4.75 V, IOH = -32 mA 4
Low-level output voltage VOL 0.3 0.55 V VCC = 4.75 V, IOL = 64 mA 4
Input hysteresis Vhys 0.2 V All inputs 4
Input current II 5 µA VCC = 5.25 V, VIN = VCC 4
High-level input current IIH -1 1 µA VCC = 5.25 V, VIN = 2.7 V 4
Low-level input current IIL -1 1 µA VCC = 5.25 V, VIN = 0.5 V 4
Off-state output current, high IOZH 10 µA VCC = 5.25 V, VOUT = 2.7 V 4
Off-state output current, low IOZL -10 µA VCC = 5.25 V, VOUT = 0.5 V 4
Short-circuit output current IOS -60 -120 -225 mA VCC = 5.25 V, VOUT = 0 V 4
Power-down output leakage Ioff -1 1 µA VCC = 0 V, VOUT = 4.5 V 4
Supply current ICC 0.1 0.2 mA VCC = 5.25 V, VIN ≤ 0.2 V, VIN ≥ VCC, 0.2 V 4
Supply current increase per TTL input ∆ICC 0.5 2 mA VCC = 5.25 V, VIN = 3.4 V, f1 = 0, Outputs open 4
Dynamic supply current ICCD 0.06 0.12 mA/MHz VCC = 5.25 V, One input switching at 50% duty cycle, Outputs open, T/R or OE = GND and VIN ≤ 0.2 V or VIN ≥ VCC, 0.2 V 4
Total supply current, one bit switching IC 0.7 1.4 mA VCC = 5.25 V, Outputs open, one bit at f1 = 10 MHz 50% duty, VIN ≤ 0.2 V or VIN ≥ VCC, 0.2 V 5
Total supply current, one bit switching IC 1.2 3.4 mA VCC = 5.25 V, Outputs open, one bit at f1 = 10 MHz 50% duty, VIN = 3.4 V or GND 5
Total supply current, eight bits switching IC 1.3 2.6 mA VCC = 5.25 V, Outputs open, eight bits at f1 = 2.5 MHz 50% duty, VIN ≤ 0.2 V or VIN ≥ VCC, 0.2 V 5
Total supply current, eight bits switching IC 3.3 10.6 mA VCC = 5.25 V, Outputs open, eight bits at f1 = 2.5 MHz 50% duty, VIN = 3.4 V or GND 5
Input capacitance Ci 5 10 pF 5
Output capacitance Co 9 12 pF 5
Propagation delay A or B to B or A (low-to-high) tPLH 1.5 4.6 ns CY74FCT245AT, Figure 1 6
Propagation delay A or B to B or A (high-to-low) tPHL 1.5 4.6 ns CY74FCT245AT, Figure 1 6
Output enable time to high level, OE or T/R to A or B tPZH 1.5 6.2 ns CY74FCT245AT, Figure 1 6
Output enable time to low level, OE or T/R to A or B tPZL 1.5 6.2 ns CY74FCT245AT, Figure 1 6
Output disable time from high level, OE or T/R to A or B tPHZ 1.5 5 ns CY74FCT245AT, Figure 1 6
Output disable time from low level, OE or T/R to A or B tPLZ 1.5 5 ns CY74FCT245AT, Figure 1 6

CAD (KiCad official)

  • Symbol: CY74FCT245ATPC
  • Footprint: Package_DIP:DIP-20_W7.62mm
  • 3D model: PDIP-20 (KiCad packages3D, STEP)
  • 3D model files: cy74fct245atpc-etched.step / cy74fct245atpc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cy74fct245atpc.step / cy74fct245atpc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 6d8dd41290146e3c, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF