Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CY74FCT244TSOCT

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

CY74FCT244TSOCT from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OEA input Active-low output enable for the A bank (OA0-OA3); outputs are high-impedance when OEA is high, and unused inputs must be held at VCC or GND.
2 DA0 input Data input A0, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OA0.
3 OB0 tri_state 3-state output B0 following DB0, with 64 mA sink and 32 mA source drive for CY74FCT244T.
4 DA1 input Data input A1, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OA1.
5 OB1 tri_state 3-state output B1 following DB1, with 64 mA sink and 32 mA source drive for CY74FCT244T.
6 DA2 input Data input A2, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OA2.
7 OB2 tri_state 3-state output B2 following DB2, with 64 mA sink and 32 mA source drive for CY74FCT244T.
8 DA3 input Data input A3, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OA3.
9 OB3 tri_state 3-state output B3 following DB3, with 64 mA sink and 32 mA source drive for CY74FCT244T.
10 GND power_in Ground reference for the device.
11 DB3 input Data input B3, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OB3.
12 OA3 tri_state 3-state output A3 following DA3, with 64 mA sink and 32 mA source drive for CY74FCT244T.
13 DB2 input Data input B2, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OB2.
14 OA2 tri_state 3-state output A2 following DA2, with 64 mA sink and 32 mA source drive for CY74FCT244T.
15 DB1 input Data input B1, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OB1.
16 OA1 tri_state 3-state output A1 following DA1, with 64 mA sink and 32 mA source drive for CY74FCT244T.
17 DB0 input Data input B0, TTL-compatible with VIH min 2 V and VIL max 0.8 V, buffered to OB0.
18 OA0 tri_state 3-state output A0 following DA0, with 64 mA sink and 32 mA source drive for CY74FCT244T.
19 OEB input Active-low output enable for the B bank (OB0-OB3); outputs are high-impedance when OEB is high, and unused inputs must be held at VCC or GND.
20 VCC power_in Supply voltage, 4.75 V to 5.25 V recommended for CY74FCT244T (absolute maximum -0.5 V to 7 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: CY74FCT244TSOCT
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: cy74fct244tsoct-etched.step / cy74fct244tsoct-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cy74fct244tsoct.step / cy74fct244tsoct.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 0371a514e0948724, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF