← Commit history

Initial commit: component/cse7759b

Ray ·7266c3f374 ·
2 files changed +186
README.mdadded+45
@@ -0,0 +1,45 @@+# CSE7759B++**CHIPSEA** · Energy Metering · SOP-8++CSE7759B from CHIPSEA, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VDD | power_in | Chip power supply, recommended operating voltage 4.5-5.5 V. |+| 2 | V1P | input | Current differential signal positive input, maximum differential input signal ±43.75 mV; should be shorted to VSS when current signal is not used. |+| 3 | V1N | input | Current differential signal negative input, maximum differential input signal ±43.75 mV; should be shorted to VSS when current signal is not used. |+| 4 | V2P | input | Positive voltage signal input, maximum input signal ±700 mV; should be shorted to VSS when voltage signal is not used. |+| 5 | VSS | power_in | Chip ground. |+| 6 | TI | output | UART transmission port, serial data output at 4800 bps (±2%). |+| 7 | CF | output | Active high-frequency pulse output for active power metering, 50% duty cycle. |+| 8 | RI | input | UART reception port, reserved for future use. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | CHIPSEA |+| Package | SOP-8 |+| Category | Data Acquisition |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `CSE7759B`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOP-8 (KiCad packages3D, STEP)+- 3D model files: `cse7759b-etched.step` / `cse7759b-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cse7759b.step` / `cse7759b.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [CHIPSEA datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602907777916280832) (17 pp, sha256 `846fe22fe9357e8e`, retrieved 2026-09-22, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cse7759b-datasheet.pdf)
page.jsonadded+141
@@ -0,0 +1,141 @@+{+  "slug": "cse7759b",+  "version": "0.1.0",+  "type": "component",+  "description": "CHIPSEA Energy Metering, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "data acquisition",+    "cse7759b",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cse7759b.kicad_sym",+    "cse7759b.kicad_mod",+    "cse7759b.glb",+    "cse7759b.step",+    "cse7759b.lbr",+    "docs/hero.png",+    "docs/cse7759b-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "CSE7759B",+    "manufacturer": "CHIPSEA",+    "package": "SOP-8",+    "pin_count": 8,+    "category": "Data Acquisition",+    "subcategory": "Energy Metering",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602907777916280832",+    "parts": {+      "symbol": "cse7759b.kicad_sym",+      "footprint": "cse7759b.kicad_mod",+      "model_3d": "cse7759b-etched.glb",+      "model_3d_plain": "cse7759b.glb",+      "model_3d_step": "cse7759b-etched.step",+      "model_3d_step_plain": "cse7759b.step",+      "lbr": "cse7759b.lbr"+    },+    "distributor_links": {+      "lcsc": "C19274461"+    },+    "pins": [+      {+        "number": "1",+        "name": "VDD",+        "type": "power_in",+        "description": "Chip power supply, recommended operating voltage 4.5-5.5 V."+      },+      {+        "number": "2",+        "name": "V1P",+        "type": "input",+        "description": "Current differential signal positive input, maximum differential input signal ±43.75 mV; should be shorted to VSS when current signal is not used."+      },+      {+        "number": "3",+        "name": "V1N",+        "type": "input",+        "description": "Current differential signal negative input, maximum differential input signal ±43.75 mV; should be shorted to VSS when current signal is not used."+      },+      {+        "number": "4",+        "name": "V2P",+        "type": "input",+        "description": "Positive voltage signal input, maximum input signal ±700 mV; should be shorted to VSS when voltage signal is not used."+      },+      {+        "number": "5",+        "name": "VSS",+        "type": "power_in",+        "description": "Chip ground."+      },+      {+        "number": "6",+        "name": "TI",+        "type": "output",+        "description": "UART transmission port, serial data output at 4800 bps (±2%)."+      },+      {+        "number": "7",+        "name": "CF",+        "type": "output",+        "description": "Active high-frequency pulse output for active power metering, 50% duty cycle."+      },+      {+        "number": "8",+        "name": "RI",+        "type": "input",+        "description": "UART reception port, reserved for future use."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 17,+        "cost_usd": 0.1498,+        "at": "2026-09-22T02:38:57"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602907777916280832",+        "pages": 17,+        "sha256": "846fe22fe9357e8e",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file