component

CSD88539NDT

Public Made by Adom

by adom

Texas Instruments MOSFETs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorscsd88539ndtfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers csd88539ndt: viewers · Ray 20h ago
csd88539ndt-etched.glb csd88539ndt: factory component page (tier=lcsc) · Ray 20h ago
csd88539ndt-etched.step csd88539ndt: factory component page (tier=lcsc) · Ray 20h ago
csd88539ndt-hero.glb Publish 0.1.0 · Ray 20h ago
csd88539ndt-hero.overlay.json Publish 0.1.0 · Ray 20h ago
csd88539ndt.glb Publish 0.1.0 · Ray 20h ago
csd88539ndt.kicad_mod Publish 0.1.0 · Ray 20h ago
csd88539ndt.kicad_sym Publish 0.1.0 · Ray 20h ago
csd88539ndt.lbr Publish 0.1.0 · Ray 20h ago
csd88539ndt.step Publish 0.1.0 · Ray 20h ago
package.json csd88539ndt: LCSC part number C78704 (was published as the bare integer) · Ray 55m ago
page.json csd88539ndt: LCSC part number C78704 (was published as the bare integer) · Ray 55m ago
README.md Initial commit: component/csd88539ndt · Ray 20h ago

CSD88539NDT

Texas Instruments · MOSFETs · SOIC-8

CSD88539NDT from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (half-bridge low-side device per the dual 60V NexFET pair).
2 G1 input Gate of MOSFET 1, rated ±20 V gate-to-source with a 3.0 V typical threshold.
3 G2 input Gate of MOSFET 2, rated ±20 V gate-to-source with a 3.0 V typical threshold.
4 S2 passive Source of MOSFET 2.
5 D2 passive Drain of MOSFET 2, rated 60 V drain-to-source and shorted to pin 6.
6 D2 passive Drain of MOSFET 2, rated 60 V drain-to-source and shorted to pin 5.
7 D1 passive Drain of MOSFET 1, rated 60 V drain-to-source and shorted to pin 8.
8 D1 passive Drain of MOSFET 1, rated 60 V drain-to-source and shorted to pin 7.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: CSD88539NDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: csd88539ndt-etched.step / csd88539ndt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); csd88539ndt.step / csd88539ndt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (11 pp, sha256 2126f370f3f58cdd, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF