component

CSA240LCSOIC8

Public Made by Adom

by adom

analogysemi Current-Sensing Amplifiers, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentop-amp-cmpcsa240lcsoic8
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs csa240lcsoic8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
csa240lcsoic8-etched.fit.json csa240lcsoic8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
csa240lcsoic8-etched.glb csa240lcsoic8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
csa240lcsoic8-etched.step csa240lcsoic8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
csa240lcsoic8.glb Publish 0.1.0 · Ray
csa240lcsoic8.kicad_mod Publish 0.1.0 · Ray
csa240lcsoic8.kicad_sym Publish 0.1.0 · Ray
csa240lcsoic8.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
csa240lcsoic8.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json csa240lcsoic8: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md csa240lcsoic8: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

CSA240LCSOIC8

analogysemi · Current-Sensing Amplifiers · SOIC-8

CSA240LCSOIC8 from analogysemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN- input Inverting analog input. Connect to the load side of the external shunt (sense) resistor. Common-mode range −6 V to 80 V; differential (V_IN+ − V_IN−) up to ±80 V for 1 s.
2 GND power_in Device ground reference.
3 REF2 input Reference 2 analog input. Connect between 0 V and VS. Together with REF1 sets the output-reference (zero-current) voltage via internal 50 kΩ dividers, enabling bidirectional current sensing.
4 NC unconnected Reserved. Connect to ground or leave floating.
5 OUT output Analog output voltage. V_OUT = Gain × (V_IN+ − V_IN−) + V_REF, where Gain = 20 V/V for CSA240L. Swings from V_GND+1 mV up to VS−15 mV with a 10 kΩ load; drives up to 2 nF without sustained oscillation.
6 VS power_in Positive power supply, 2.7 V to 5.5 V (absolute max 6 V). Typical quiescent current 1.4 mA.
7 REF1 input Reference 1 analog input. Connect between 0 V and VS. Together with REF2 sets the output-reference (zero-current) voltage via internal 50 kΩ dividers.
8 IN+ input Non-inverting analog input. Connect to the supply side of the external shunt (sense) resistor. Common-mode range −6 V to 80 V.

Key specifications

Parameter Value
Manufacturer analogysemi
Package SOIC-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • CSA240LCSOIC8
  • CSA240MCSOIC8
  • CSA240NCSOIC8
  • CSA240LCMSOP8
  • CSA240MCMSOP8
  • CSA240NCMSOP8
  • CSA240LCTSSOP8
  • CSA240MCTSSOP8
  • CSA240NCTSSOP8

CAD (KiCad official)

  • Symbol: CSA240LCSOIC8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: csa240lcsoic8-etched.step / csa240lcsoic8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); csa240lcsoic8.step / csa240lcsoic8.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
csa240lcsoic8.step 122 KB You want the bare part, or you mark your own boards.
csa240lcsoic8-etched.step 2.8 MB You want the part with CSA240LCSOIC8 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 671 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: analogysemi datasheet (24 pp, sha256 520b4237ad8a16cf, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF