component
CS4350-CZZR
Public Made by Adomby adom
Cirrus Logic Digital To Analog Converters (DACs), TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037
{
"schema_version": 1,
"type": "component",
"slug": "cs4350-czzr",
"title": "CS4350-CZZR",
"brief": "Cirrus Logic Digital To Analog Converters (DACs), TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"adc-dac-data conversion",
"cs4350-czzr",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "CS4350-CZZR",
"manufacturer": "Cirrus Logic",
"package": "TSSOP-24",
"pin_count": 24,
"category": "ADC/DAC/Data Conversion",
"subcategory": "Digital To Analog Converters (DACs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/590149d774f20e465ba408700dcf9e1f.pdf",
"parts": {
"symbol": "cs4350-czzr.kicad_sym",
"footprint": "cs4350-czzr.kicad_mod",
"model_3d": "cs4350-czzr-hero.glb",
"model_3d_plain": "cs4350-czzr-etched.glb",
"model_3d_step": "cs4350-czzr-etched.step",
"model_3d_step_plain": "cs4350-czzr.step",
"lbr": "cs4350-czzr.lbr"
},
"distributor_links": {
"lcsc": "C2667277",
"digikey": "598-2334-2-ND",
"mouser": "777-CS4350-CZZR"
},
"distributor_check": {
"checked_at": "2026-11-05T04:30:05Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "598-2334-2-ND",
"status": "found",
"lifecycle": "Obsolete"
},
"mouser": {
"pn": "777-CS4350-CZZR",
"status": "found",
"lifecycle": "Obsolete"
}
},
"pins": [
{
"number": "1",
"name": "DIF2(AD1/CDOUT)",
"type": "bidirectional",
"description": "Digital Interface Format bit 2 in stand-alone mode; address bit 1 in I²C mode, or data output in SPI mode."
},
{
"number": "2",
"name": "DEM(AD0/CS)",
"type": "input",
"description": "De-emphasis select for the 15 µs/50 µs filter response at 44.1 kHz sample rates in stand-alone mode; address bit 0 in I²C mode or chip select in SPI mode."
},
{
"number": "3",
"name": "DIF0(SDA/CDIN)",
"type": "bidirectional",
"description": "Digital Interface Format bit 0 in stand-alone mode; serial control data I/O for I²C and data input for SPI."
},
{
"number": "4",
"name": "DIF1(SCL/CCLK)",
"type": "input",
"description": "Digital Interface Format bit 1 in stand-alone mode; serial control port clock input for the control interface."
},
{
"number": "5",
"name": "VLC",
"type": "power_in",
"description": "Positive power for the hardware/software control interface; recommended range 3.14 V to 5.25 V."
},
{
"number": "6",
"name": "VD_FILT",
"type": "power_out",
"description": "Filter connection for the internal voltage regulator."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground reference."
},
{
"number": "8",
"name": "RMCK",
"type": "output",
"description": "Recovered master clock output derived from LRCK; output frequency depends on VLS."
},
{
"number": "9",
"name": "VLS",
"type": "power_in",
"description": "Positive power for the serial audio interface; recommended range 1.35 V to 5.25 V."
},
{
"number": "10",
"name": "SCLK",
"type": "input",
"description": "Serial bit-clock input for the serial audio interface."
},
{
"number": "11",
"name": "SDIN",
"type": "input",
"description": "Serial audio data input for two's complement serial audio data."
},
{
"number": "12",
"name": "LRCK",
"type": "input",
"description": "Left/right clock input that determines which channel, Left or Right, is active on the serial audio data line."
},
{
"number": "13",
"name": "TSTO",
"type": "unconnected",
"description": "Test output; this pin must be left floating and not connected to any trace or plane."
},
{
"number": "14",
"name": "AOUTA-",
"type": "output",
"description": "Differential analog output (negative leg) for channel A; the full-scale output level is specified in the DAC Analog Characteristics table on page 9."
},
{
"number": "15",
"name": "AOUTA+",
"type": "output",
"description": "Differential analog output (positive leg) for channel A; the full-scale output level is specified in the DAC Analog Characteristics table on page 9."
},
{
"number": "16",
"name": "AMUTEC",
"type": "output",
"description": "Mute control output for channel A, providing control signals for an optional mute circuit."
},
{
"number": "17",
"name": "VBIAS+",
"type": "power_out",
"description": "Positive voltage reference output serving as the positive reference voltage for the internal DAC."
},
{
"number": "18",
"name": "VA",
"type": "power_in",
"description": "Positive analog power supply; recommended range 4.75 V to 5.25 V (5.0 V nominal) or 3.14 V to 3.46 V (3.3 V nominal)."
},
{
"number": "19",
"name": "GND",
"type": "power_in",
"description": "Ground reference."
},
{
"number": "20",
"name": "VQ",
"type": "power_out",
"description": "Filter connection for the internal quiescent voltage, which the datasheet specifies as -0.5•VA VDC."
},
{
"number": "21",
"name": "BMUTEC",
"type": "output",
"description": "Mute control output for channel B, providing control signals for an optional mute circuit."
},
{
"number": "22",
"name": "AOUTB+",
"type": "output",
"description": "Differential analog output (positive leg) for channel B; the full-scale output level is specified in the DAC Analog Characteristics table on page 9."
},
{
"number": "23",
"name": "AOUTB-",
"type": "output",
"description": "Differential analog output (negative leg) for channel B; the full-scale output level is specified in the DAC Analog Characteristics table on page 9."
},
{
"number": "24",
"name": "RST",
"type": "input",
"description": "Reset input; when pulled low, the device powers down and resets all internal registers to their default settings."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The stand-alone pin table lists DIF0/DIF1/DIF2 TSSOP numbers out of name order (1, 3, 4). I mapped t; These pins are multi-function (stand-alone vs. control-port). Pin types were chosen from the control; The page 7 table prints the VLC TSSOP/QFN numbers as '52'. The pinout drawing on page 6 places VLC a"
],
"pages_sent": 14,
"cost_usd": 0.0961,
"at": "2026-11-05T04:29:50"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/590149d774f20e465ba408700dcf9e1f.pdf",
"pages": 41,
"sha256": "4f7dd59cb055103c",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 24,
"described": 24,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cs4350-czzr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
7.8,
0.97
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "706322f42d9793ebf28d5b80100a68bfa8769998a00b78acadf7af937fc1454f",
"checked": "2026-11-05",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cs4350-czzr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
7.8,
0.97
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "4d4dcd7cfb64d3e3438493b9ba65b2c50ebe5aeb8c941d001da0a63d15788d33",
"checked": "2026-11-05",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "24L TSSOP (4.4 mm body), MO-153",
"source_page": 38,
"D": {
"nom_mm": 7.8,
"range_mm": [
7.7,
7.9
]
},
"E1": {
"nom_mm": 4.4,
"range_mm": [
4.3,
4.5
]
},
"E": {
"nom_mm": 6.4,
"range_mm": [
6.3,
6.5
]
},
"e": {
"nom_mm": 0.65,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 1.1,
"range_mm": [
null,
1.1
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "cs4350-czzr.step",
"verdict": "PASS",
"reasons": [
"height and body within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
},
"metadata": {
"specs": {
"Manufacturer": "Cirrus Logic",
"Package": "TSSOP-24",
"Category": "ADC/DAC/Data Conversion",
"Pins": "24"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "4f7dd59cb055103c19f5655301c2dd15c9276651f63efc3ed5adcaf89ba02913",
"rows": [
{
"name": "Analog power",
"symbol": "VA",
"kind": "recommended_operating",
"unit": "V",
"min": 4.75,
"typ": 5,
"max": 5.25,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Analog power",
"symbol": "VA",
"kind": "recommended_operating",
"unit": "V",
"min": 3.14,
"typ": 3.3,
"max": 3.46,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Serial Audio Interface power",
"symbol": "VLS",
"kind": "recommended_operating",
"unit": "V",
"min": 1.35,
"typ": 3.3,
"max": 5.25,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Control Interface power",
"symbol": "VLC",
"kind": "recommended_operating",
"unit": "V",
"min": 3.14,
"typ": 3.3,
"max": 5.25,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Ambient Operating Temperature (Power Applied), Commercial",
"symbol": "TA",
"kind": "recommended_operating",
"unit": "°C",
"min": -40,
"typ": null,
"max": 85,
"conditions": "Power applied; Commercial (-CZZ,-CNZ)",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Analog power",
"symbol": "VA",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 6,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Serial Audio Interface power",
"symbol": "VLS",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 6,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Control Interface power",
"symbol": "VLC",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 6,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Input Current",
"symbol": "Iin",
"kind": "absolute_maximum",
"unit": "mA",
"min": -10,
"typ": null,
"max": 10,
"conditions": "Any pin except supplies (Note 3)",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Digital Input Voltage, Serial Audio Interface",
"symbol": "VIN-LS",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "Maximum printed as VLS + 0.4 V",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Digital Input Voltage, Control Interface",
"symbol": "VIN-LC",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "Maximum printed as VLC + 0.4 V",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Ambient Operating Temperature (power applied)",
"symbol": "TA",
"kind": "absolute_maximum",
"unit": "°C",
"min": -55,
"typ": null,
"max": 125,
"conditions": "Power applied",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Storage Temperature",
"symbol": "Tstg",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Interchannel Gain Mismatch",
"symbol": "",
"kind": "electrical",
"unit": "dB",
"min": null,
"typ": 0.1,
"max": 0.25,
"conditions": "VA = 3.3 to 5.0 V",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Full Scale Output Voltage - Single Ended (-CZZ)",
"symbol": "",
"kind": "electrical",
"unit": "Vpp",
"min": 2.61,
"typ": 2.78,
"max": 2.96,
"conditions": "VA = 3.3 to 5.0 V; Commercial -CZZ",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Full Scale Output Voltage - Differential (-CZZ)",
"symbol": "",
"kind": "electrical",
"unit": "Vpp",
"min": 5.22,
"typ": 5.56,
"max": 5.92,
"conditions": "VA = 3.3 to 5.0 V; Commercial -CZZ",
"source_page": 9,
"source": "datasheet"
},
{
"name": "High-Level Input Voltage",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 2,
"typ": null,
"max": null,
"conditions": "VLC or VLS = 3.3 V",
"source_page": 16,
"source": "datasheet"
},
{
"name": "High-Level Input Voltage",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 1.7,
"typ": null,
"max": null,
"conditions": "VLS = 2.5 V",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Low-Level Input Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.8,
"conditions": "VLC or VLS = 3.3 V",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Low-Level Input Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.7,
"conditions": "VLS = 2.5 V",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Input Leakage Current",
"symbol": "Iin",
"kind": "electrical",
"unit": "A",
"min": -10,
"typ": null,
"max": 10,
"conditions": "",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Low Level Output Voltage (RMCK)",
"symbol": "VOL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.4,
"conditions": "IO = -2 mA (VLS >= 3.0 V)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "RMCK Output Load Drive",
"symbol": "",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": null,
"max": 10,
"conditions": "",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Supply Current - Normal Operation, analog",
"symbol": "IA",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 28,
"max": 34,
"conditions": "VA = 5.0 V; Fs = 48 kHz (Note 17)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Supply Current - Normal Operation, analog",
"symbol": "IA",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 24,
"max": 29,
"conditions": "VA = 3.3 V; Fs = 48 kHz (Note 17)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Supply Current - Normal Operation, serial audio",
"symbol": "ILS",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 4,
"max": 6,
"conditions": "VLS = VLC = 5.0 V (Note 18)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Supply Current - Normal Operation, serial audio",
"symbol": "ILS",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 2,
"max": 5,
"conditions": "VLS = VLC = 3.3 V (Note 18)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Supply Current - Normal Operation, control interface",
"symbol": "ILC",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 14,
"max": 18,
"conditions": "VLS = VLC = 5.0 V (Note 19)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Dissipation - Normal Operation",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": null,
"typ": 230,
"max": 290,
"conditions": "VA = VLC = VLS = 5.0 V (Note 17)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "Power Dissipation - Normal Operation",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": null,
"typ": 132,
"max": 171,
"conditions": "VA = VLC = VLS = 3.3 V (Note 17)",
"source_page": 16,
"source": "datasheet"
},
{
"name": "RMCK Output Frequency",
"symbol": "",
"kind": "timing",
"unit": "MHz",
"min": 7.68,
"typ": null,
"max": 16.896,
"conditions": "VLS = 1.62 V or above",
"source_page": 13,
"source": "datasheet"
},
{
"name": "RMCK Output Frequency",
"symbol": "",
"kind": "timing",
"unit": "MHz",
"min": 7.68,
"typ": null,
"max": 55.3,
"conditions": "VLS = 2.97 V or above",
"source_page": 13,
"source": "datasheet"
},
{
"name": "RMCK Output Duty Cycle",
"symbol": "",
"kind": "timing",
"unit": "%",
"min": 45,
"typ": null,
"max": 55,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Input Sample Rate, Single-Speed Mode",
"symbol": "",
"kind": "timing",
"unit": "kHz",
"min": 30,
"typ": null,
"max": 54,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Input Sample Rate, Double-Speed Mode",
"symbol": "Fs",
"kind": "timing",
"unit": "kHz",
"min": 60,
"typ": null,
"max": 108,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Input Sample Rate, Quad-Speed Mode",
"symbol": "",
"kind": "timing",
"unit": "kHz",
"min": 120,
"typ": null,
"max": 216,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "LRCK Duty Cycle (Non-TDM Mode)",
"symbol": "",
"kind": "timing",
"unit": "%",
"min": 40,
"typ": null,
"max": 60,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SDIN Setup Time Before SCLK Rising Edge",
"symbol": "tds",
"kind": "timing",
"unit": "ns",
"min": 1,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SDIN Hold Time After SCLK Rising Edge",
"symbol": "tdh",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA <= 5.25 V and 1.35 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Frequency",
"symbol": "",
"kind": "timing",
"unit": "MHz",
"min": null,
"typ": null,
"max": 55.3,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK High Time",
"symbol": "tsckh",
"kind": "timing",
"unit": "ns",
"min": 6,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Low Time",
"symbol": "tsckl",
"kind": "timing",
"unit": "ns",
"min": 6,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "LRCK Edge to SCLK Rising Edge (Non-TDM)",
"symbol": "tlcks",
"kind": "timing",
"unit": "ns",
"min": 11,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Rising Edge to LRCK Edge (Non-TDM)",
"symbol": "tlckd",
"kind": "timing",
"unit": "ns",
"min": 1,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "LRCK High Time (TDM)",
"symbol": "tlrckh",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Rising to LRCK Falling Edge (TDM)",
"symbol": "tfsh",
"kind": "timing",
"unit": "ns",
"min": 3,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "LRCK Rising Edge to SCLK Rising Edge (TDM)",
"symbol": "tfss",
"kind": "timing",
"unit": "ns",
"min": 1,
"typ": null,
"max": null,
"conditions": "4.75 V <= VA <= 5.25 V and 3.14 V <= VLS <= 5.25 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Frequency",
"symbol": "",
"kind": "timing",
"unit": "MHz",
"min": null,
"typ": null,
"max": 27.7,
"conditions": "3.14 V <= VA < 4.75 V or 1.35 V <= VLS < 3.14 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK High Time",
"symbol": "tsckh",
"kind": "timing",
"unit": "ns",
"min": 11,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA < 4.75 V or 1.35 V <= VLS < 3.14 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Low Time",
"symbol": "tsckl",
"kind": "timing",
"unit": "ns",
"min": 11,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA < 4.75 V or 1.35 V <= VLS < 3.14 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "LRCK Edge to SCLK Rising Edge (Non-TDM)",
"symbol": "tlcks",
"kind": "timing",
"unit": "ns",
"min": 16,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA < 4.75 V or 1.35 V <= VLS < 3.14 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "LRCK High Time (TDM)",
"symbol": "tlrckh",
"kind": "timing",
"unit": "ns",
"min": 25,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA < 4.75 V or 1.35 V <= VLS < 3.14 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "SCLK Rising to LRCK Falling Edge (TDM)",
"symbol": "tfsh",
"kind": "timing",
"unit": "ns",
"min": 8,
"typ": null,
"max": null,
"conditions": "3.14 V <= VA < 4.75 V or 1.35 V <= VLS < 3.14 V",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Package Thermal Resistance - TSSOP Single-Layer PCB",
"symbol": "JA",
"kind": "thermal",
"unit": "°C/Watt",
"min": null,
"typ": 105,
"max": null,
"conditions": "Single-layer PCB",
"source_page": 40,
"source": "datasheet"
},
{
"name": "Package Thermal Resistance - TSSOP Multiple-Layer PCB",
"symbol": "JA",
"kind": "thermal",
"unit": "°C/Watt",
"min": null,
"typ": 70,
"max": null,
"conditions": "Multiple-layer PCB",
"source_page": 40,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"cs4350-czzr"
],
"discovery_pitch": "CS4350-CZZR (Cirrus Logic) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cs4350-czzr.kicad_sym",
"cs4350-czzr.kicad_mod",
"cs4350-czzr.glb",
"cs4350-czzr.step",
"cs4350-czzr.lbr",
"docs/hero.png",
"docs/cs4350-czzr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cs4350-czzr-hero.glb",
"cs4350-czzr-hero.overlay.json",
"cs4350-czzr-etched.glb"
],
"visibility": {
"public": true
}
}