Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CS32F030C8T6

CHIPSEA · Other Processors and Microcontrollers (MCUs) · LQFP-48(7x7)

CS32F030C8T6 from CHIPSEA, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup power supply for RTC, LXT and backup registers, range 1.65V to 5.5V.
2 PC13 bidirectional General-purpose I/O; alternate functions RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2.
3 PC14/LXT_IN bidirectional General-purpose I/O PC14, also the LXT (32.768 kHz) oscillator input LXT_IN.
4 PC15/LXT_OUT bidirectional General-purpose I/O PC15, also the LXT (32.768 kHz) oscillator output LXT_OUT.
5 PF0/HXT_IN bidirectional General-purpose I/O PF0, also the HXT (4-32 MHz) crystal oscillator input HXT_IN.
6 PF1/HXT_OUT bidirectional General-purpose I/O PF1, also the HXT (4-32 MHz) crystal oscillator output HXT_OUT.
7 NRST bidirectional Reset input and internal reset output, active low.
8 GNDA power_in Analog ground.
9 VDDA power_in Analog supply for ADC, HRC, HRC14, PLL, POR/PDR and LVD; range 2.0V to 5.5V, and VDDA must be above 2.4V when the ADC operates.
10 PA0 bidirectional General-purpose I/O; alternate functions USART1_CTS, USART2_CTS, ADC_IN0, RTC_TAMP2, WKUP1.
11 PA1 bidirectional General-purpose I/O; alternate functions EVENTOUT, USART1_RTS, USART2_RTS, ADC_IN1.
12 PA2 bidirectional General-purpose I/O; alternate functions TIM15_CH1, USART1_TX, USART2_TX, ADC_IN2.
13 PA3 bidirectional General-purpose I/O; alternate functions TIM15_CH2, USART1_RX, USART2_RX, ADC_IN3.
14 PA4 bidirectional General-purpose I/O; alternate functions SPI1_NSS, I2S1_WS, TIM14_CH1, USART1_CK, USART2_CK, ADC_IN4.
15 PA5 bidirectional General-purpose I/O; alternate functions SPI1_SCK, I2S1_CK, ADC_IN5.
16 PA6 bidirectional General-purpose I/O; alternate functions SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT, ADC_IN6.
17 PA7 bidirectional General-purpose I/O; alternate functions SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT, ADC_IN7.
18 PB0 bidirectional General-purpose I/O; alternate functions TIM3_CH3, TIM1_CH2N, EVENTOUT, ADC_IN8.
19 PB1 bidirectional General-purpose I/O; alternate functions TIM3_CH4, TIM14_CH1, TIM1_CH3N, ADC_IN9.
20 PB2 bidirectional General-purpose I/O with no alternate function listed for this package in Table 2.
21 PB10 bidirectional General-purpose I/O; alternate functions I2C1_SCL and I2C2_SCL, I2C port with fast-mode-plus support.
22 PB11 bidirectional General-purpose I/O; alternate functions EVENTOUT, I2C1_SDA, I2C2_SDA, I2C port with fast-mode-plus support.
23 GND power_in Chip ground.
24 VDD power_in Digital supply for I/O, Regulator and HXT; range 2.0V to 5.5V.
25 PB12 bidirectional General-purpose I/O; alternate functions TIM1_BKIN, EVENTOUT, SPI1_NSS, SPI2_NSS.
26 PB13 bidirectional General-purpose I/O; alternate functions TIM1_CH1N, SPI1_SCK, SPI2_SCK.
27 PB14 bidirectional General-purpose I/O; alternate functions TIM15_CH1, TIM1_CH2N, SPI1_MISO, SPI2_MISO.
28 PB15 bidirectional General-purpose I/O; alternate functions TIM15_CH2, TIM1_CH3N, TIM15_CH1N, SPI1_MOSI, SPI2_MOSI, RTC_REFIN.
29 PA8 bidirectional General-purpose I/O; alternate functions USART1_CK, TIM1_CH1, EVENTOUT, CKO.
30 PA9 bidirectional General-purpose I/O; alternate functions USART1_TX, TIM1_CH2, TIM15_BKIN, I2C1_SCL, I2C port with fast-mode-plus support.
31 PA10 bidirectional General-purpose I/O; alternate functions USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, I2C port with fast-mode-plus support.
32 PA11 bidirectional General-purpose I/O; alternate functions USART1_CTS, TIM1_CH4, EVENTOUT.
33 PA12 bidirectional General-purpose I/O; alternate functions USART1_RTS, TIM1_ETR, EVENTOUT.
34 PA13 bidirectional General-purpose I/O; alternate functions SWDIO and IR_OUT. After reset the internal pull-up on SWDIO is active.
35 PF6 bidirectional General-purpose I/O; alternate functions I2C1_SCL and I2C2_SCL, I2C port with fast-mode-plus support.
36 PF7 bidirectional General-purpose I/O; alternate functions I2C1_SDA and I2C2_SDA, I2C port with fast-mode-plus support.
37 PA14 bidirectional General-purpose I/O; alternate functions SWCLK, USART1_TX, USART2_TX. After reset the internal pull-down on SWCLK is active.
38 PA15 bidirectional General-purpose I/O; alternate functions SPI1_NSS, I2S1_WS, EVENTOUT, USART1_RX, USART2_RX.
39 PB3 bidirectional General-purpose I/O; alternate functions SPI1_SCK, I2S1_CK, EVENTOUT.
40 PB4 bidirectional General-purpose I/O; alternate functions SPI1_MISO, I2S1_MCK, TIM3_CH1, EVENTOUT.
41 PB5 bidirectional General-purpose I/O; alternate functions SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2.
42 PB6 bidirectional General-purpose I/O; alternate functions I2C1_SCL, USART1_TX, TIM16_CH1N, I2C port with fast-mode-plus support.
43 PB7 bidirectional General-purpose I/O; alternate functions I2C1_SDA, USART1_RX, TIM17_CH1N, I2C port with fast-mode-plus support.
44 BOOT0 input Boot memory select pin; selects flash, system memory or SRAM as the boot location together with the nBOOT1 bit.
45 PB8 bidirectional General-purpose I/O; alternate functions I2C1_SCL, TIM16_CH1, I2C port with fast-mode-plus support.
46 PB9 bidirectional General-purpose I/O; alternate functions I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT, I2C port with fast-mode-plus support.
47 GND power_in Chip ground.
48 VDD power_in Digital supply for I/O, Regulator and HXT; range 2.0V to 5.5V.

Key specifications

Parameter Value
Manufacturer CHIPSEA
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VDD voltage between VDD and GND VDD -0.3 6 V VDD to GND 31
VDDA voltage between VDDA and GND VDDA -0.3 6 V VDDA to GND 31
VBAT voltage between VBAT and GND VBAT -0.3 6 V VBAT to GND 31
Voltage between VDD and VDDA VDD-VDDA 0.4 V VDD and VDDA 31
I/O pin voltage Vi/o -0.3 6 V I/O pin voltage 31
Storage temperature Tstorage -65 150 ℃ 31
Junction temperature Tjunction 150 ℃ 31
Total current flowing into VDD power line Itotal-pwr 120 mA 31
Total current flowing out of GND line Itotal-GND -120 mA 31
Current into each power pin Ipwr-pin 100 mA 31
Current into each ground pin IGND-pin -100 mA 31
Total current into all I/O pins Itotal-sunk 80 mA 31
Total current out of all I/O pins Itotal-source -80 mA 31
Current into any one I/O pin Isunk-pin 25 mA 31
Current out of any one I/O pin Isource-pin -25 mA 31
VDD operating voltage range VVDD-range 2 5.5 V 31
VDDA operating voltage range VVDDA-range 2 5.5 V 31
VBAT operating voltage range VVBAT-range 1.65 5.5 V 31
Chip ambient temperature (class 1) Trange -40 85 ℃ 第一类 (class 1) 31
Chip ambient temperature (class 2) Trange -40 105 ℃ 第二类 (class 2) 31
Chip junction temperature range (class 1) Tjunction-range -40 105 ℃ 第一类 (class 1) 31
Chip junction temperature range (class 2) Tjunction-range -40 125 ℃ 第二类 (class 2) 31
Internal AHB clock frequency fAHB-clock 0 48 MHz 31
Internal APB clock frequency fAPB-clock 0 48 MHz 31
I/O input voltage range VIO-range -0.3 5.5 V 31
Power dissipation LQFP48 Pdissipation 377 mW LQFP48 at Trange=85℃ or Trange=105℃ 31
VDD/VDDA supply rise time rate Tsupply-rise 0 uS/V 31
VDD/VDDA supply fall time rate Tsupply-fall 20 uS/V 31
VDD power-on reset threshold TVDD-POR 1.84 1.92 2 V 31
VDD power-down reset threshold TVDD-fall 1.8 1.88 1.96 V 31
VDDA power-down reset threshold TVDDA-fall 1.8 1.88 1.96 V 31
Reset duration Treset-tempo 4.2 10 mS VVDD-range≤5.5V 31
Reset duration Treset-tempo 4.2 7.5 mS VVDD-range≤3.6V 31
LVD rising threshold voltage VLVD 2.11 2.18 2.25 V 31
Internal reference voltage Vrefint 1.19 1.22 1.25 V 38
Internal reference voltage variation over temperature range deltVrefint 11 mV over the temperature range 38
Temperature coefficient of internal reference voltage Tc -60 60 ppm/0C 38
ADC normal operation VDDA voltage range VDDA 2.4 5.5 V ADC normal operation 38
ADC power consumption (VDDA) IVDDA-ADC 0.9 mA Autoff=0, VDDA=3.3V 38
ADC clock frequency fADC 0.6 14 MHz 38
ADC resolution (settable) Resolution 6 12 Bit 38
ADC input capacitance Cinput-ADC 8 pF 38
External input impedance Rext-input 50 kΩ 38
ADC absolute error ERRabsolute 3.3 4 LSB 38
Temperature sensor voltage average slope Stemp 4.35 4.47 4.6 mV/℃ 39
Temperature sensor voltage at 30±5℃ Vtemp30 1.37 1.43 1.5 V 30±5℃ 39
VBAT measurement ratio error Err -1 1 % VBAT ratio error 39
16-bit programming time Tprog 33.6 35 36.4 uS 16-bit 39
Page (1 kbyte) erase time Terase 17.6 18.3 19.1 mS page 1 kbytes 39
Mass erase time Tmass-erase 29.1 30.3 31.6 mS 39
Erase/write endurance Cycendurance 20000 Cycles 39
Data retention Tretention 100 Year Trange=25℃ 39
Data retention Tretention 20 Year Trange=85℃ 39
Data retention Tretention 10 Year Trange=105℃ 39

CAD (KiCad official)

  • Symbol: CS32F030C8T6
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: cs32f030c8t6-etched.step / cs32f030c8t6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cs32f030c8t6.step / cs32f030c8t6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: CHIPSEA datasheet (56 pp, sha256 67cc68977c3daacc, retrieved 2026-10-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF