component
CP2119CDTR
Public Made by Adomby adom
XBLW Brushed DC Motor Drivers, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
CP2119CDTR
XBLW · Brushed DC Motor Drivers · SOP-8
CP2119CDTR from XBLW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | INA | input | Drive control signal A input; VIH 2.2 V min, 6 V max, VIL 0.7 V max. |
| 2 | INB | input | Drive control signal B input; VIH 2.2 V min, 6 V max, VIL 0.7 V max. |
| 3 | GND | power_in | Power ground. |
| 4 | VDD | power_in | Chip supply voltage input, 3 V to 20 V operating range. |
| 5 | OB | output | Control signal B drive output (H-bridge); tied with pin 6, needs sufficient copper for heat dissipation, 5 A average output current. |
| 6 | OB | output | Control signal B drive output (H-bridge); tied with pin 5, needs sufficient copper for heat dissipation, 5 A average output current. |
| 7 | OA | output | Control signal A drive output (H-bridge); tied with pin 8, needs sufficient copper for heat dissipation, 5 A average output current. |
| 8 | OA | output | Control signal A drive output (H-bridge); tied with pin 7, needs sufficient copper for heat dissipation, 5 A average output current. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-8 |
| Category | Motor Driver ICs |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
CP2119CDTR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
cp2119cdtr-etched.step/cp2119cdtr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cp2119cdtr.step/cp2119cdtr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (8 pp, sha256
2d1a151c616feb5d, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# CP2119CDTR
**XBLW** · Brushed DC Motor Drivers · SOP-8
CP2119CDTR from XBLW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | INA | input | Drive control signal A input; VIH 2.2 V min, 6 V max, VIL 0.7 V max. |
| 2 | INB | input | Drive control signal B input; VIH 2.2 V min, 6 V max, VIL 0.7 V max. |
| 3 | GND | power_in | Power ground. |
| 4 | VDD | power_in | Chip supply voltage input, 3 V to 20 V operating range. |
| 5 | OB | output | Control signal B drive output (H-bridge); tied with pin 6, needs sufficient copper for heat dissipation, 5 A average output current. |
| 6 | OB | output | Control signal B drive output (H-bridge); tied with pin 5, needs sufficient copper for heat dissipation, 5 A average output current. |
| 7 | OA | output | Control signal A drive output (H-bridge); tied with pin 8, needs sufficient copper for heat dissipation, 5 A average output current. |
| 8 | OA | output | Control signal A drive output (H-bridge); tied with pin 7, needs sufficient copper for heat dissipation, 5 A average output current. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-8 |
| Category | Motor Driver ICs |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `CP2119CDTR`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files: `cp2119cdtr-etched.step` / `cp2119cdtr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cp2119cdtr.step` / `cp2119cdtr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [XBLW datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590906110628999168) (8 pp, sha256 `2d1a151c616feb5d`, retrieved 2026-10-18, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/cp2119cdtr-datasheet.pdf)