Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

COS721TR

COSINE · Operational Amplifier · SOT-23-5

COS721TR from COSINE, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Amplifier output. Output voltage swing extends to within millivolts of each supply rail (typ 1mV with RL=100kΩ, 8mV with RL=10kΩ, 40mV with RL=2kΩ). Short-circuit source/sink current ~21/22 mA.
2 -Vs power_in Negative power supply or ground. Total supply (+Vs to -Vs) is 2.5V to 5.5V (absolute max 6.0V). If not connected to ground, bypass with a 0.1μF ceramic capacitor placed as close to the pin as possible.
3 +IN input Non-inverting input of the amplifier. Voltage range extends from -Vs -0.3V to +Vs +0.3V. Rail-to-rail input; input bias current typ ±2.5 pA. Input terminals are diode-clamped to the supply rails; limit current to 10mA if input swings >0.5V beyond a rail.
4 -IN input Inverting input of the amplifier. Voltage range extends from -Vs -0.3V to +Vs +0.3V. Rail-to-rail input; input bias current typ ±2.5 pA. Input terminals are diode-clamped to the supply rails; limit current to 10mA if input swings >0.5V beyond a rail.
5 +Vs power_in Positive power supply, 2.5V to 5.5V (single supply) or ±1.25V to ±2.75V (dual supply). Bypass with a 0.1μF ceramic capacitor placed as close to the pin as possible; a 2.2μF tantalum may be added for improved performance.

Key specifications

Parameter Value
Manufacturer COSINE
Package SOT-23-5
Category Op-amp/Cmp
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • COS721TR
  • COS721TRSR

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power Supply: +Vs to -Vs 6 V 3
Input Voltage (referred to supply rails: -Vs -0.5V to +Vs + 0.5V) -0.5 0.5 V Offset from -Vs / +Vs as printed 3
Input Current 10 mA Input signals beyond supply rails by more than 0.5V, current-limited 3
Storage Temperature Range -65 150 °C 3
Junction Temperature 150 °C 3
Operating Temperature Range (absolute maximum table) -40 125 °C 3
ESD Susceptibility, HBM 4000 V HBM 3
DC Supply Voltage 2.5 5.5 V 3
Operating Ambient Temperature -40 85 °C 3
Operating Voltage Range 2.5 5.5 V 4
Input Offset Voltage VOS -5 0.6 5 mV 4
Input Offset Voltage Drift ΔVOS/ΔT -2 2 μV/°C -40 to 125°C 4
Input Bias Current IB -2.5 2.5 pA 4
Input Offset Current IOS -2.5 2.5 pA 4
Common-Mode Voltage Range VCM -0.1 5.6 V VS = 5.5V 4
Common-Mode Rejection Ratio CMRR 125 dB VCM =0.1V to 4.9V 4
Open-Loop Voltage Gain AOL 120 dB VO=0.2V to 4.8V 4
Output Voltage Swing from Rail 1 mV RL=100kΩ 4
Output Voltage Swing from Rail 8 mV RL=10kΩ 4
Output Voltage Swing from Rail 40 mV RL=2kΩ 4
Power Supply Rejection Ratio PSRR 80 100 dB VS = +2.5V to +5.5V 4
Short-Circuit Current, Sourcing ISR 21 mA Sourcing 4
Short-Circuit Current, Sinking ISK 22 mA Sinking 4
Quiescent Current / Amplifier IQ 650 μA 4
Gain Bandwidth Product GBWP 10 MHz G=+1 4
Slew Rate SR 7.5 V/μs G = +1, 2V Output Step 4
Voltage Noise Density en 12 nV/√Hz f=1kHz 4
Package Thermal Resistance, junction-to-ambient (SOT23-5) RθJA 190 °C/W SOT23-5 package 3

CAD (KiCad official)

  • Symbol: COS721TR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: cos721tr-etched.step / cos721tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cos721tr.step / cos721tr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
cos721tr.step 85 KB You want the bare part, or you mark your own boards.
cos721tr-etched.step 1.5 MB You want the part with COS721TR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 369 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: COSINE datasheet (10 pp, sha256 c3bf767fb360554e, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF