Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Download PDF

Contents

Pinout
Key specifications
Ordering variants
CAD (KiCad official)
Provenance

README

markdown

CN706S

ShangHai Consonance Elec · Supervisor and Reset ICs · SOP-8

CN706S from ShangHai Consonance Elec, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	MR	input	Manual reset input, active low. An internal pull-up to VCC lets the pin float high; pulling MR below the input-low threshold (approx 0.8 V at VCC=5V, 0.16*VCC at VCC<4.5V) asserts RESET for the reset timeout period (typ 200 ms). TTL/CMOS compatible; can be driven by a push-button to GND.
2	VCC	power_in	Positive supply input, operating range 1.15 V to 5.5 V. Monitored by the internal reset comparator against the CN706S 2.93 V threshold (typ). Bypass with a local ceramic capacitor to GND.
3	GND	power_in	Ground / 0 V reference for the supervisor and all logic outputs.
4	PFI	input	Power-fail comparator input. Compared against an internal 1.22 V reference; when PFI drops below 1.22 V the PFO output is driven low. Typically driven from a resistor divider off an unregulated rail to give an early brown-out warning. High input impedance (IPFI approx 0).
5	PFO	output	Power-fail output, active low. Push-pull CMOS output that asserts low whenever PFI is below the 1.22 V reference and releases high (VCC-1.2 V at ISOURCE=800 uA) otherwise. Independent of the reset generator, so it can be used as an early NMI/interrupt to the MCU.
6	WDI	input	Watchdog input. Must be toggled (rising or falling edge) within the watchdog timeout of typ 1.6 s (min 1.0 s, max 2.25 s); if no edge is detected the WDO output asserts low and an internal reset pulse is issued. Leaving WDI floating or three-stated (Hi-Z) disables the watchdog function.
7	RESET	output	Reset output, active low (open name '/RESET' in the datasheet). Asserts low whenever VCC is below the 2.93 V reset threshold, whenever MR is pulled low, or whenever the watchdog times out, and remains asserted for typ 200 ms after the fault clears. Valid down to VCC = 1 V; drives CMOS-level VOH = VCC-1.2 V at 800 uA source.
8	WDO	output	Watchdog output, active low. Asserts low if WDI has not been toggled within the 1.6 s watchdog window, or whenever VCC is below the reset threshold; released high once the watchdog is serviced and VCC is valid. Push-pull CMOS output (VOH2 = VCC-1.2 V at 800 uA, VOL2 <= 0.3 V at 3.2 mA sink).

Key specifications

Parameter	Value
Manufacturer	ShangHai Consonance Elec
Package	SOP-8
Category	PMIC
Pins	8

Ordering variants

Same part, different packaging or reel option.

CN706SS
CN706SP

CAD (KiCad official)

Symbol: CN706S
Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
3D model: SOP-8 (KiCad packages3D, STEP)
3D model files: cn706s-etched.step / cn706s-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cn706s.step / cn706s.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: ShangHai Consonance Elec datasheet (14 pp, sha256 fe7cca14ea02af6e, retrieved 2026-08-17, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF