main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs cms4805: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers cms4805: viewers · Ray 1mo ago
cms4805-etched.fit.json cms4805: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
cms4805-etched.glb cms4805: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
cms4805-etched.step cms4805: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
cms4805.glb Publish 0.1.0 · Ray 1mo ago
cms4805.kicad_mod Publish 0.1.0 · Ray 1mo ago
cms4805.kicad_sym Publish 0.1.0 · Ray 1mo ago
cms4805.lbr Publish 0.1.0 · Ray 1mo ago
cms4805.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json cms4805: specified limits as data (metadata.characteristics, 20 rows from the datasheet) · Ray 21d ago
README.md cms4805: specified limits as data (metadata.characteristics, 20 rows from the datasheet) · Ray 21d ago

CMS4805

Cmos · MOSFETs · SOP-8

CMS4805 from Cmos, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of P-channel MOSFET #1. Continuous source current up to -6.5A; body diode forward voltage typ. -0.90V (max -1.4V) at IS = -6A.
2 G1 input Gate of P-channel MOSFET #1. VGS absolute maximum ±20V. Gate threshold voltage VGS(th) = -1V min to -2.5V max at ID = -250μA. Total gate charge Qg typ. 15nC at VGS = -10V.
3 S2 passive Source of P-channel MOSFET #2. Continuous source current up to -6.5A; body diode forward voltage typ. -0.90V (max -1.4V) at IS = -6A.
4 G2 input Gate of P-channel MOSFET #2. VGS absolute maximum ±20V. Gate threshold voltage VGS(th) = -1V min to -2.5V max at ID = -250μA. Total gate charge Qg typ. 15nC at VGS = -10V.
5 D2 passive Drain of P-channel MOSFET #2 (internally tied to pin 6 for current handling and thermal dissipation). VDS absolute maximum -30V. RDS(on) typ. 36mΩ at VGS = -10V.
6 D2 passive Drain of P-channel MOSFET #2 (internally tied to pin 5 for current handling and thermal dissipation). VDS absolute maximum -30V. RDS(on) typ. 36mΩ at VGS = -10V.
7 D1 passive Drain of P-channel MOSFET #1 (internally tied to pin 8 for current handling and thermal dissipation). VDS absolute maximum -30V. RDS(on) typ. 36mΩ at VGS = -10V.
8 D1 passive Drain of P-channel MOSFET #1 (internally tied to pin 7 for current handling and thermal dissipation). VDS absolute maximum -30V. RDS(on) typ. 36mΩ at VGS = -10V.

Key specifications

Parameter Value
Manufacturer Cmos
Package SOP-8
Category Triode/MOS Tube/Transistor
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • CMS4805

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage BVDSS -30 V VGS=0V , ID=-250μA 2
Static Drain-Source On-Resistance RDS(ON) 36 42 mΩ VGS=-10V , ID=-10A 2
Static Drain-Source On-Resistance RDS(ON) 60 75 mΩ VGS=-4.5V , ID=-4A 2
Gate Threshold Voltage VGS(th) -1 -2.5 V VGS=VDS , ID = -250μA 2
Drain-Source Leakage Current (TJ=55℃) IDSS -5 uA VDS=-24V, VGS=0V TJ=55℃ 2
Drain-Source Leakage Current IDSS -1 uA VDS=-24V, VGS=0V 2
Gate-Source Leakage Current IGSS -100 100 nA VGS =±20V , VDS=0V 2
Continuous Source Current IS -6.5 A 2
Pulsed Source Current ISM -19 A VG=VD=0V , Force Current 2
Diode Forward Voltage VSD -0.9 -1.4 V VGS=0V , IS=-6A ,TJ=25℃ 2
Drain-Source Voltage VDS -30 V 1
Gate-Source Voltage VGS -20 20 V 1
Continuous Drain Current ID -6.5 A TA=25℃ 1
Continuous Drain Current ID -5.3 A TA=70℃ 1
Pulsed Drain Current IDM -19 A 1
Single Pulse Avalanche Energy EAS 55 mJ VDD=-25V , VGS=-10V , L=1mH , IAS=-10.5A 1
Total Power Dissipation PD 3 W TA=25℃ 1
Storage Temperature Range TSTG -55 150 ℃ 1
Operating Junction Temperature Range TJ -55 150 ℃ 1
Thermal Resistance, Junction-to-Ambient RθJA 42 ℃/W 1

CAD (KiCad official)

  • Symbol: CMS4805
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: cms4805-etched.step / cms4805-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cms4805.step / cms4805.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Cmos datasheet (None pp, sha256 a55cdd1dad2add58, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF