main
History Download
Ray Publish 0.1.0 7f0f836 7h ago

CMS4013

Cmos · MOSFETs · SOP-8

CMS4013 from Cmos, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the P-channel enhancement MOSFET (pin 1 per SOP-8 pin configuration).
2 S passive Source terminal of the P-channel enhancement MOSFET.
3 S passive Source terminal of the P-channel enhancement MOSFET.
4 G input Gate terminal of the P-channel enhancement MOSFET; VGS rated ±20 V per absolute maximum ratings.
5 D passive Drain terminal of the P-channel enhancement MOSFET; VDS rated -40 V.
6 D passive Drain terminal of the P-channel enhancement MOSFET; VDS rated -40 V.
7 D passive Drain terminal of the P-channel enhancement MOSFET; VDS rated -40 V.
8 D passive Drain terminal of the P-channel enhancement MOSFET; VDS rated -40 V.

Key specifications

Parameter Value
Manufacturer Cmos
Package SOP-8
Category Triode/MOS Tube/Transistor
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS -40 V 1
Gate-Source Voltage VGS -20 20 V 1
Total Power Dissipation PD 2.7 W TA=25℃ 1
Storage Temperature Range TSTG -55 150 ℃ 1
Operating Junction Temperature Range TJ -55 150 ℃ 1
Thermal Resistance, Junction-to-Ambient RθJA 47 ℃/W 1
Continuous Drain Current ID -13 A TA=25℃ 1
Continuous Drain Current ID -9 A TA=70℃ 1
Pulsed Drain Current IDM -39 A 1
Single Pulse Avalanche Energy EAS 173 mJ 1
Drain-Source Breakdown Voltage BVDSS -40 V VGS=0V , ID=-250μA 2
Static Drain-Source On-Resistance RDS(ON) 16 18 mΩ VGS=-10V , ID=-10A 2
Static Drain-Source On-Resistance RDS(ON) 22 25 mΩ VGS=-4.5V , ID=-8A 2
Gate Threshold Voltage VGS(th) -1 -3 V VGS=VDS , ID = -250μA 2
Drain-Source Leakage Current IDSS -1 uA VDS=-32V, VGS=0V 2
Diode Forward Voltage VSD -0.81 -1.2 V VGS=0V , ISD =-8A 2
Gate-Source Leakage Current IGSS -100 100 nA VGS = ±20V , VDS=0V 2

CAD (KiCad official)

  • Symbol: CMS4013
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: cms4013-etched.step / cms4013-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cms4013.step / cms4013.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Cmos datasheet (3 pp, sha256 ca6419a1ad3b690c, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF