component
CLM331N
Public Made by Adomby adom
CHIPLON Voltage-To-Frequency / Frequency-To-Voltage Converters, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownCLM331N
CHIPLON · Voltage-To-Frequency / Frequency-To-Voltage Converters · DIP-8
CLM331N from CHIPLON, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IOUT | output | Current output from the switched current source; output current is 136 µA typ (116-156 µA) with RS = 14 kΩ for CLM331. |
| 2 | IREF | input | Reference current input; the pin is regulated to 1.90 VDC (1.7-2.08 V for CLM331) and sets i = 1.90 V / RS. |
| 3 | FOUT | output | Frequency output, an open-collector output that requires a pull-up resistor; VSAT is 0.15 V typ at 5 mA and output current is limited to under 50 mA. |
| 4 | GND | power_in | Ground. |
| 5 | RC | input | R-C filter/timing network input; the timer resets when this pin reaches 2/3 of VS (threshold 0.667 × VS typ). |
| 6 | THRESH | input | Threshold input to the input comparator; the comparator triggers the timer when pin 7 is above pin 6. |
| 7 | COMPIN | input | Comparator circuit input; common-mode range is -0.2 V to VCC - 2 V. |
| 8 | VS | power_in | Supply voltage, operating range 4 V to 40 V (absolute maximum 40 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | CHIPLON |
| Package | DIP-8 |
| Category | ADC/DAC/Data Conversion |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VS | 40 | V | 2 | |||
| Input voltage | -0.2 | V | max is +VS | 2 | |||
| Lead temperature (soldering, 10s) PDIP | 260 | °C | PDIP, 10s | 2 | |||
| ESD HBM | V(ESD) | -500 | 500 | V | Human body model | 2 | |
| Supply voltage | VS | 4 | 40 | V | 3 | ||
| Operating ambient temperature | TA | 0 | 70 | °C | CLM331N per ordering information | 17 | |
| Junction-to-ambient thermal resistance | RθJA | 100 | °C/W | P (PDIP) 8-pin | 3 | ||
| Package dissipation at 25°C | 1.25 | W | 25°C | 4 | |||
| VFC nonlinearity | 0.003 | 0.01 | % Full-Scale | 4.5 V ≤ VS ≤ 20 V | 3 | ||
| VFC nonlinearity over temperature | 0.006 | 0.02 | % Full-Scale | TMIN ≤ TA ≤ TMAX | 3 | ||
| VFC nonlinearity, Figure 14 circuit | 0.024 | 0.14 | % Full-Scale | VS = 15V, f = 10Hz ~ 11kHz | 3 | ||
| Gain (conversion accuracy scale factor) | 0.9 | 1 | 1.1 | kHz/V | VIN = -10V, RS = 14 kΩ | 3 | |
| Gain temperature stability | 30 | 150 | ppm/°C | TMIN ≤ TA ≤ TMAX, 4.5 V ≤ VS ≤ 20 V | 3 | ||
| Gain change with VS | 0.01 | 0.1 | %/V | 4.5 V ≤ VS ≤ 10 V | 3 | ||
| Gain change with VS | 0.006 | 0.06 | %/V | 10 V ≤ VS ≤ 40 V | 3 | ||
| Gain stability vs time (1000 hours) | 0.02 | % Full-Scale | TMIN ≤ TA ≤ TMAX | 3 | |||
| Input comparator offset voltage | 3 | 10 | mV | 3 | |||
| Input comparator offset voltage over temperature | 4 | 14 | mV | CLM231/CLM331, TMIN ≤ TA ≤ TMAX | 3 | ||
| Input comparator bias current | -80 | -300 | nA | 3 | |||
| Input comparator offset current | 8 | 100 | nA | 3 | |||
| Common-mode range | -0.2 | V | TMIN ≤ TA ≤ TMAX; upper limit VCC - 2 | 3 | |||
| Timer threshold voltage, pin 5 | 0.6 | 0.667 | 0.7 | ×VS | 3 | ||
| Timer input bias current, pin 5 (all devices) | 10 | 100 | nA | VS = 15V, 0 V ≤ VPIN5 ≤ 9.9 V | 3 | ||
| Timer input bias current, pin 5 | 200 | 1000 | nA | VS = 15V, VPIN5 = 10V, CLM231/CLM331 | 3 | ||
| VSAT pin 5 (reset) | VSAT | 0.22 | 0.5 | V | I = 5mA | 3 | |
| Current source output current | 116 | 136 | 156 | μA | RS = 14 kΩ, VPIN1 = 0 | 4 | |
| Current source change with voltage | 0.2 | 1 | μA | 0V ≤ VPIN1 ≤ 10V | 4 | ||
| Current source off leakage | 0.02 | 10 | nA | 4 | |||
| Current source off leakage at TMAX | 2 | 50 | nA | TA = TMAX | 4 | ||
| Reference voltage (pin 2) | 1.7 | 1.89 | 2.08 | VDC | CLM331 | 4 | |
| Reference stability vs temperature | 60 | ppm/°C | 4 | ||||
| Logic output VSAT (pin 3) | VSAT | 0.15 | 0.5 | V | I = 5mA | 4 | |
| Logic output VSAT (pin 3) | VSAT | 0.1 | 0.4 | V | I = 3.2mA (2 TTL loads), TMIN ≤ TA ≤ TMAX | 4 | |
| Logic output off-state leakage | 0.05 | 1 | μA | 4 | |||
| Supply current | IS | 1.5 | 3 | 6 | mA | VS = 5V | 4 |
| Supply current | IS | 2 | 4 | 8 | mA | VS = 40V | 4 |
CAD (KiCad official)
- Symbol:
CLM331N - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: DIP-8 (KiCad packages3D, STEP)
- 3D model files:
clm331n-etched.step/clm331n-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);clm331n.step/clm331n.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: CHIPLON datasheet (18 pp, sha256
4c88c10b1e1c9b6a, retrieved 2026-10-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).