component

CJT1117B-5.0

Public Made by Adom

by adom

Jiangsu Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmiccjt1117b-5.0
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs cjt1117b-5-0: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray
viewers cjt1117b-5-0: footprint pads join the pin-hover bus with the symbol (4 pads) · Ray
cjt1117b-5-0-etched.fit.json cjt1117b-5-0: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cjt1117b-5-0-etched.glb cjt1117b-5-0: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray
cjt1117b-5-0-etched.step cjt1117b-5-0: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray
cjt1117b-5-0.glb Publish 0.1.0 · Ray
cjt1117b-5-0.kicad_mod courtyard follows the body and pads (63.36 -> 55.31 mm2, 12 vertices) · Ray
cjt1117b-5-0.kicad_sym Publish 0.1.0 · Ray
cjt1117b-5-0.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
cjt1117b-5-0.step Publish 0.1.0 · Ray
package.json Publish 0.2.3 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json Publish 0.2.3 · Ray
README.md cjt1117b-5-0: specified limits as data (metadata.characteristics, 16 rows from the datasheet) · Ray

CJT1117B-5.0

Jiangsu · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223

CJT1117B-5.0 from Jiangsu, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground return for the regulator. On the fixed-voltage CJT1117B-5.0 this pin is tied to the internal feedback divider and must be connected to system ground.
2 OUTPUT power_out Regulated 5.0V output (4.9V min, 5.1V max over 10mA-1A load, 6.5V-12V input). Requires a 22uF tantalum (or equivalent) output capacitor for stability. Delivers up to 1A continuous.
3 IN power_in Unregulated input voltage. Recommended operating input is up to 15V; absolute max 20V. For 5.0V output requires VIN >= 6.5V to stay in regulation. A 10uF tantalum input bypass capacitor is recommended.

Key specifications

Parameter Value
Manufacturer Jiangsu
Package SOT-223
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • CJT1117B-5.0

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage (fixed 5.0 V, IOUT=10 mA) VO 4.925 5 5.075 V IOUT=10mA, VIN=7.0V 3
Output voltage (10 mA to 1 A load) VO 4.9 5 5.1 V 10mA≤IOUT≤1A, 6.5V≤VIN≤12V 3
Line regulation LNR 10 mV IOUT=10mA, 1.5V≤VIN-VOUT≤7V 3
Load regulation LDR 20 mV VIN-VOUT=1.5V, 10mA≤IOUT≤1A 3
Dropout voltage VD 1.3 V ΔVREF=1%, IOUT=1.0A 3
Quiescent current Iq 10 mA VIN= VOUT+1.25V (ADJ except) 3
Ripple rejection RR 60 75 dB f=120Hz,COUT=22μFTantalum, VIN-VOUT=3V, IOUT=1A 3
Adjust pin current 60 120 μA 3
Input voltage (absolute maximum) Vi 20 V 2
Junction temperature (absolute maximum) Tj 150 ℃ 2
Storage temperature Tstg -55 150 ℃ 2
Lead temperature (soldering) TL 260 ℃ Soldering, 10s 2
ESD voltage (machine model) VESD 400 V Machine Model 2
Input voltage (recommended operating) Vi 15 V 2
Operating junction temperature Tj -40 125 ℃ 2
Thermal resistance, junction to ambient RθJA 100 ℃/W 2

CAD (KiCad official)

  • Symbol: CJT1117B-5.0
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223 (KiCad packages3D, STEP)
  • 3D model files: cjt1117b-5-0-etched.step / cjt1117b-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cjt1117b-5-0.step / cjt1117b-5-0.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
cjt1117b-5-0.step 64 KB You want the bare part, or you mark your own boards.
cjt1117b-5-0-etched.step 1.7 MB You want the part with CJT1117B-5.0 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 427 faces against 75 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu datasheet (8 pp, sha256 b0ed54cb65b16a17, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF