component

CJL2019

Public Made by Adom

by adom

Changjing MOSFETs, SOT-23-6L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttriode-mos tube-transistorcjl2019factory-2.0.0extractor-text

Verified CJL2019

by Ray · last 12 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

12 Nov 2026RayPublished by the parts factory: tier lcsc, 6 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: CJL2019 · SOT-23-6L · 6 pins
  • ✓copper: 6 copper pads, none touching another net
  • ✓datasheet: all 6 pin names found in the 5-page datasheet
  • •distributor (warn): no ['digikey', 'mouser'] number
  • ✓family: SOT-23-6
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-8mi9za8p/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • ✓package_fit: height and body within the datasheet's package drawing (datasheet p.4)
  • ✓pads: 6 pins = 6 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 6 pins agree
  • ✓symbol_text: no pin names collide
  • ✓viewers: viewers/footprint.html 20 kB, viewers/symbol.html 9 kB
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ cjl2019.kicad_sym✓ cjl2019.kicad_mod✓ cjl2019.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers cjl2019: viewers rendered from the public page · Ray
cjl2019-etched.glb cjl2019: factory component page (tier=lcsc) · Ray
cjl2019-etched.step cjl2019: factory component page (tier=lcsc) · Ray
cjl2019-hero.glb cjl2019: hero GLB from the etched model (keeps the MPN mark) · Ray
cjl2019-hero.overlay.json cjl2019: hero GLB from the etched model (keeps the MPN mark) · Ray
cjl2019.glb Publish 0.1.0 · Ray
cjl2019.kicad_mod Publish 0.1.0 · Ray
cjl2019.kicad_sym Publish 0.1.0 · Ray
cjl2019.lbr Publish 0.1.0 · Ray
cjl2019.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray
verification.json Verified: Published by the parts factory: tier lcsc, 6 pins · Ray

CJL2019

Changjing · MOSFETs · SOT-23-6L

CJL2019 from Changjing, in a SOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol and footprint from KiCad-official CAD; the 3D model is generated from the datasheet's package dimensions.

Pinout

Pin Name Type Function
1 G1 input Gate of MOSFET 1; gate-source voltage is rated ±10 V (VGS).
2 D1,D2 passive Drain of MOSFET 1 and MOSFET 2; drain-source voltage is rated 20 V (VDS) with 5 A continuous drain current.
3 G2 input Gate of MOSFET 2; gate-source voltage is rated ±10 V (VGS).
4 S2 passive Source of MOSFET 2.
5 D1,D2 passive Drain of MOSFET 1 and MOSFET 2; drain-source voltage is rated 20 V (VDS) with 5 A continuous drain current.
6 S1 passive Source of MOSFET 1.

Key specifications

Parameter Value
Manufacturer Changjing
Package SOT-23-6L
Category Triode/MOS Tube/Transistor
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 20 V Ta=25℃ 1
Gate-Source Voltage VGS -10 10 V Ta=25℃ 1
Continuous Drain Current ID 5 A TA=25℃ 1
Pulsed Drain Current IDM 25 A note 1 1
Thermal Resistance Junction to Ambient RθJA 83.3 ℃/W note 2 1
Operation Junction and Storage Temperature Range TJ,TSTG -55 150 ℃ 1
Lead Temperature for Soldering TL 260 ℃ 1/8'' from case for 10 s 1
Drain-source breakdown voltage V(BR)DSS 20 V VGS = 0V, ID =250µA 2
Zero gate voltage drain current IDSS 1 µA VDS =18V,VGS = 0V 2
Gate-body leakage current IGSS -100 100 nA VGS =±10V, VDS = 0V 2
Gate threshold voltage VGS(th) 0.45 1.2 V VDS =VGS, ID =250µA 2
Drain-source on-resistance RDS(on) 19.5 27 mΩ VGS =4.5V, ID =3A 2
Drain-source on-resistance RDS(on) 24 35 mΩ VGS =2.5V, ID =3A 2
Diode forward voltage VSD 1.2 V IS=1.25A, VGS = 0V 2
Forward tranconductance gFS 10 S VDS =5V, ID =4.5A 2
Input Capacitance Ciss 800 pF VDS =8V,VGS =0V,f =1MHz 2
Output Capacitance Coss 155 pF VDS =8V,VGS =0V,f =1MHz 2
Reverse Transfer Capacitance Crss 125 pF VDS =8V,VGS =0V,f =1MHz 2
Turn-on delay time td(on) 18 ns VDD=10V,VGS=4V, ID=1A,RGEN=10Ω 2
Turn-on rise time tr 5 ns VDD=10V,VGS=4V, ID=1A,RGEN=10Ω 2
Turn-off delay time td(off) 43 ns VDD=10V,VGS=4V, ID=1A,RGEN=10Ω 2
Turn-off fall time tf 20 ns VDD=10V,VGS=4V, ID=1A,RGEN=10Ω 2
Total Gate Charge Qg 11 nC VDS =10V,VGS =4.5V,ID=4A 2
Gate-Source Charge Qgs 2.3 nC VDS =10V,VGS =4.5V,ID=4A 2
Gate-Drain Charge Qgd 2.5 nC VDS =10V,VGS =4.5V,ID=4A 2

CAD (land: KiCad; 3D: generated from the datasheet)

  • Symbol: CJL2019
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6L, generated on the KiCad land (body 1.6 x 2.92 mm, terminals on the pads, 1.15 mm tall, datasheet A, midpoint of min and max). KiCad's stock model for this land is taller than the datasheet allows, so the model is generated from the datasheet drawing; the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: cjl2019-etched.step / cjl2019-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cjl2019.step / cjl2019.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Changjing datasheet (5 pp, sha256 0b137c14718b179f, retrieved 2026-11-12, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: land: KiCad official libraries (CC-BY-SA 4.0); 3D: generated from the datasheet's package dimensions (provenance.model_3d_generated).

Datasheet PDF