main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers ch481u00tb05501800: viewers · Ray 11d ago
ch481u00tb05501800-etched.glb Publish 0.1.0 · Ray 11d ago
ch481u00tb05501800-etched.step ch481u00tb05501800: factory component page (tier=lcsc) · Ray 11d ago
ch481u00tb05501800-hero.glb ch481u00tb05501800: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
ch481u00tb05501800-hero.overlay.json Publish 0.1.0 · Ray 11d ago
ch481u00tb05501800.glb Publish 0.1.0 · Ray 11d ago
ch481u00tb05501800.kicad_mod Publish 0.1.0 · Ray 11d ago
ch481u00tb05501800.kicad_sym Publish 0.1.0 · Ray 11d ago
ch481u00tb05501800.lbr Publish 0.1.0 · Ray 11d ago
ch481u00tb05501800.step Publish 0.1.0 · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago

CH481U00TB05501800

COSEMITECH · Hall Switches · TO-92S

CH481U00TB05501800 from COSEMITECH, in a TO-92S. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage pin; the on-board regulator allows operation from 2.8 V to 28 V, and the device withstands reverse battery down to -24 V.
2 GND power_in Ground pin; the device is protected if VCC and GND are reversed, up to -24 V.
3 OUT output Open-drain NMOS output that must be pulled up through an external resistor, with an output off voltage limit of -0.3 V to 30 V, a sink current limit of 25 mA absolute maximum, and short-circuit protection.

Key specifications

Parameter Value
Manufacturer COSEMITECH
Package TO-92S
Category Magnetic Sensors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC 2.8 28 V Operating, TJ < 165°C 7
Supply Current ICC 1 1.6 4 mA No load on VOUT 7
Supply Zener Clamp Voltage VZSUPPLY 29.5 V ICC = 7 mA; TA = 25°C 7
Output Zener Clamp Voltage VZOUT 28.5 V IOUT = 3mA 7
Reverse Battery Zener VRCC -24 V 7
Reverse Battery Current IRCC -5 mA VCC = -24 V 7
Power-On Time tPO 30 μs TA = 25°C; CLOAD = 10 pF 7
Output Saturation Voltage VOUT(sat) 175 400 mV IOUT = 20 mA 7
Output Leakage Current IOFF 10 μA VOUT = 26 V; Switch state = Off 7
Output Current Limit IOUT(lim) 30 90 mA Short-Circuit Protection, Output = On 7
Output Rise Time tr 2 μs VCC = 12 V, RLOAD = 820 Ω, CLOAD = 10 pF 7
Output Fall Time (F_time = 00) tf 0.1 2 μs F_time = 00, VCC = 12 V, RLOAD = 820 Ω, CLOAD = 10 pF 7
Pre-Programming Hysteresis BOP - BRP Bhys_init 10 15 20 G BOP - BRP, mode=0 7
Switch-point Thermal Drift (LT package) ΔBOP -0.14 -0.03 0.08 %/°C LT package, BOP = ±450 G 8
Switch-point Thermal Drift (UA package) ΔBOP -0.08 0 0.08 %/°C UA package, BOP = ±450 G 8
BOP Step Size ResBOP 3 6 G Bit = LSB of BOPSEL 8
BHYS Step Size ResBHYS 3 6 G Bit = LSB of BRPSEL 8
Programmable BOP Range BOP -10 450 G TA = 25°C, BOPPOL = 0 (minimum at BOPSEL = 0, maximum at BOPSEL = 255), mode=0 8
Programmable BRP Range BHYS -15 450 G TA = 25°C, BOPPOL = 0 (minimum at BOPSEL = 0, maximum at BOPSEL = 255), mode=0 8
Supply Voltage (absolute maximum) VDD 28 V 5
Supply Voltage (absolute maximum, footnote 1) VDD 30 V t < 5 mins, No cumulative stress 5
VDD Reverse Voltage VRDD -24 V 5
VDD Reverse Voltage (Pulse) VRDD(Pulse) -30 V Tpulse<=2us, Tcycle >= 1s 5
Supply Current IDD 20 mA 5
Output off Voltage VOUT -0.3 30 V 5
Output Current IOUT 25 mA 5
Operating Ambient Temperature TA -40 150 °C 5
Storage Temperature TS -50 150 °C 5
Junction Temperature TJ -50 165 °C 5
Output pull-up resistor (R1) R1 500 Ω Ensure the output driver can pull OUT close to GND 11

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin SOT-89 and TO-92S. Each package type is lead (Pb) free (suffix, -T), with a 100% matte-tin￾plated lead-frame. Revision History 2

CAD (KiCad official)

  • Symbol: CH481U00TB05501800
  • Footprint: Package_TO_SOT_THT:TO-92_Inline
  • 3D model: TO-92S (KiCad packages3D, STEP)
  • 3D model files: ch481u00tb05501800-etched.step / ch481u00tb05501800-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ch481u00tb05501800.step / ch481u00tb05501800.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: COSEMITECH datasheet (16 pp, sha256 62557bc60534a336, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF