component

CEM6601-TP

Public Made by Adom

by adom

TECH PUBLIC MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorscem6601-tpfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23d ago
viewers cem6601-tp: viewers · Ray 23d ago
cem6601-tp-etched.glb Publish 0.1.0 · Ray 23d ago
cem6601-tp-etched.step cem6601-tp: factory component page (tier=lcsc) · Ray 23d ago
cem6601-tp-hero.glb cem6601-tp: hero GLB from the etched model (keeps the MPN mark) · Ray 23d ago
cem6601-tp-hero.overlay.json Publish 0.1.0 · Ray 23d ago
cem6601-tp.glb Publish 0.1.0 · Ray 23d ago
cem6601-tp.kicad_mod Publish 0.1.0 · Ray 23d ago
cem6601-tp.kicad_sym Publish 0.1.0 · Ray 23d ago
cem6601-tp.lbr Publish 0.1.0 · Ray 23d ago
cem6601-tp.step Publish 0.1.0 · Ray 23d ago
package.json Publish 0.1.0 · Ray 23d ago
page.json Set visibility: public · Ray 23d ago
README.md Publish 0.1.0 · Ray 23d ago

CEM6601-TP

TECH PUBLIC · MOSFETs · SOP-8

CEM6601-TP from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, one of three source pins (1-3) tied together.
2 S passive Source of the P-channel MOSFET, one of three source pins (1-3) tied together.
3 S passive Source of the P-channel MOSFET, one of three source pins (1-3) tied together.
4 G input Gate of the P-channel MOSFET; gate-source voltage limited to ±20 V, with RDS(on) specified at VGS=-10 V and -4.5 V.
5 D passive Drain of the P-channel MOSFET, one of four drain pins (5-8) tied together; VDSS -60 V, continuous ID -4 A.
6 D passive Drain of the P-channel MOSFET, one of four drain pins (5-8) tied together; VDSS -60 V, continuous ID -4 A.
7 D passive Drain of the P-channel MOSFET, one of four drain pins (5-8) tied together; VDSS -60 V, continuous ID -4 A.
8 D passive Drain of the P-channel MOSFET, one of four drain pins (5-8) tied together; VDSS -60 V, continuous ID -4 A.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: CEM6601-TP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: cem6601-tp-etched.step / cem6601-tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cem6601-tp.step / cem6601-tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 1ec1703416539967, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF