component
CDCVF25081PWR
Public Made by Adomby adom
Texas Instruments Clock Generators, PLLs, Frequency Synthesizers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| cdcvf25081pwr-etched.glb | 17d ago |
| cdcvf25081pwr-etched.step | 17d ago |
| cdcvf25081pwr-hero.glb | 17d ago |
| cdcvf25081pwr-hero.overlay.json | 17d ago |
| cdcvf25081pwr.glb | 17d ago |
| cdcvf25081pwr.kicad_mod | 17d ago |
| cdcvf25081pwr.kicad_sym | 17d ago |
| cdcvf25081pwr.lbr | 17d ago |
| cdcvf25081pwr.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
CDCVF25081PWR
Texas Instruments · Clock Generators, PLLs, Frequency Synthesizers · TSSOP-16
CDCVF25081PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CLKIN | input | Clock input that must have a fixed frequency and phase for the PLL to acquire lock, and a stabilization time is required after power-up and application of a valid signal. |
| 2 | 1Y0 | output | Bank 1 Y0 clock output with an integrated 25-Ω series-damping resistor. |
| 3 | 1Y1 | output | Bank 1 Y1 clock output with an integrated 25-Ω series-damping resistor. |
| 4 | VDD | power_in | 3.3 V power supply for the output channels and core voltage. |
| 5 | GND | power_in | Ground; connect the ground pad to system ground. |
| 6 | 2Y0 | output | Bank 2 Y0 clock output with an integrated 25-Ω series-damping resistor. |
| 7 | 2Y1 | output | Bank 2 Y1 clock output with an integrated 25-Ω series-damping resistor. |
| 8 | S2 | input | Input selection pin that, together with S1, selects the output source (PLL, bypassed PLL, or high-impedance) per Table 8-2. |
| 9 | S1 | input | Input selection pin that, together with S2, selects the output source (PLL, bypassed PLL, or high-impedance) per Table 8-2. |
| 10 | 2Y2 | output | Bank 2 Y2 clock output with an integrated 25-Ω series-damping resistor. |
| 11 | 2Y3 | output | Bank 2 Y3 clock output with an integrated 25-Ω series-damping resistor. |
| 12 | GND | power_in | Ground; connect the ground pad to system ground. |
| 13 | VDD | power_in | 3.3 V power supply for the output channels and core voltage. |
| 14 | 1Y2 | output | Bank 1 Y2 clock output with an integrated 25-Ω series-damping resistor. |
| 15 | 1Y3 | output | Bank 1 Y3 clock output with an integrated 25-Ω series-damping resistor. |
| 16 | FBIN | input | Feedback input that must be wired to one of the outputs to complete the internal PLL loop, giving nominally zero delay from CLKIN to the output clock. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Clock/Timing |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
CDCVF25081PWR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
cdcvf25081pwr-etched.step/cdcvf25081pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cdcvf25081pwr.step/cdcvf25081pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (26 pp, sha256
9f846462bdac0c0a, retrieved 2026-10-11, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).