component

CDCLVC1108PWR

Public Made by Adom

by adom

Texas Instruments Clock Buffers, Drivers, TSSOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentrtccdclvc1108pwr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs cdclvc1108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
cdclvc1108pwr-etched.fit.json cdclvc1108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cdclvc1108pwr-etched.glb cdclvc1108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cdclvc1108pwr-etched.step cdclvc1108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cdclvc1108pwr.glb Publish 0.1.0 · Ray
cdclvc1108pwr.kicad_mod Publish 0.1.0 · Ray
cdclvc1108pwr.kicad_sym Publish 0.1.0 · Ray
cdclvc1108pwr.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
cdclvc1108pwr.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json cdclvc1108pwr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md cdclvc1108pwr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

CDCLVC1108PWR

Texas Instruments · Clock Buffers, Drivers · TSSOP-16

CDCLVC1108PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLKIN input LVCMOS clock input pin. Accepts DC to 250 MHz (3.3-V supply) or DC to 180 MHz (2.5-V supply). Minimum pulse width 1.8 ns (3.3 V) / 2.75 ns (2.5 V).
2 1G input Asynchronous output enable input. When 1G is low, all Y0-Y7 outputs are forced into a low state; when high, outputs follow CLKIN.
3 Y0 output LVCMOS buffered clock output 0. Unused outputs can be left floating.
4 GND power_in Device ground.
5 VDD power_in 2.5-V or 3.3-V device supply. Recommended range 3.0-3.6 V or 2.3-2.7 V; absolute max 4.6 V.
6 Y4 output LVCMOS buffered clock output 4. Unused outputs can be left floating.
7 GND power_in Device ground.
8 Y6 output LVCMOS buffered clock output 6. Unused outputs can be left floating.
9 Y7 output LVCMOS buffered clock output 7. Unused outputs can be left floating.
10 VDD power_in 2.5-V or 3.3-V device supply. Bypass locally with a ceramic capacitor.
11 Y5 output LVCMOS buffered clock output 5. Unused outputs can be left floating.
12 GND power_in Device ground.
13 Y2 output LVCMOS buffered clock output 2. Unused outputs can be left floating.
14 VDD power_in 2.5-V or 3.3-V device supply. Bypass locally with a ceramic capacitor.
15 Y3 output LVCMOS buffered clock output 3. Unused outputs can be left floating.
16 Y1 output LVCMOS buffered clock output 1. Unused outputs can be left floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category RTC
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • CDCLVC1108PWR

CAD (KiCad official)

  • Symbol: CDCLVC1108PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cdclvc1108pwr-etched.step / cdclvc1108pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cdclvc1108pwr.step / cdclvc1108pwr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
cdclvc1108pwr.step 205 KB You want the bare part, or you mark your own boards.
cdclvc1108pwr-etched.step 2.8 MB You want the part with CDCLVC1108PWR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 693 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 7b5ccb44b8bc0016, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF