component

CDCLVC1104PWR

Public Made by Adom

by adom

Texas Instruments Clock Buffers, Drivers, Distributors, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentclock-timingcdclvc1104pwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers cdclvc1104pwr: viewers · Ray 2d ago
cdclvc1104pwr-etched.glb cdclvc1104pwr: factory component page (tier=mfr) · Ray 2d ago
cdclvc1104pwr-etched.step cdclvc1104pwr: factory component page (tier=mfr) · Ray 2d ago
cdclvc1104pwr-hero.glb cdclvc1104pwr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
cdclvc1104pwr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
cdclvc1104pwr.glb Publish 0.1.0 · Ray 2d ago
cdclvc1104pwr.kicad_mod Publish 0.1.0 · Ray 2d ago
cdclvc1104pwr.kicad_sym Publish 0.1.0 · Ray 2d ago
cdclvc1104pwr.lbr Publish 0.1.0 · Ray 2d ago
cdclvc1104pwr.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/cdclvc1104pwr · Ray 2d ago

CDCLVC1104PWR

Texas Instruments · Clock Buffers, Drivers, Distributors · TSSOP-8

CDCLVC1104PWR from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLKIN input LVCMOS clock input with threshold at VDD/2, VIL/VIH at VDD/2 ∓ 600 mV for 3.3 V (VDD/2 ∓ 400 mV for 2.5 V), input slew rate 1 to 4 V/ns, and maximum frequency 250 MHz at 3.3 V or 180 MHz at 2.5 V.
2 1G input Asynchronous output enable control; when 1G is low, the outputs are switched into a low state.
3 Y0 output LVCMOS clock output; unused outputs can be left floating.
4 GND power_in Device ground.
5 Y2 output LVCMOS clock output; unused outputs can be left floating.
6 VDD power_in 2.5-V or 3.3-V device supply; 3.0 V to 3.6 V for 3.3 V operation and 2.3 V to 2.7 V for 2.5 V operation.
7 Y3 output LVCMOS clock output; unused outputs can be left floating.
8 Y1 output LVCMOS clock output; unused outputs can be left floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-8
Category Clock/Timing
Pins 8

CAD (KiCad official)

  • Symbol: CDCLVC1104PWR
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: cdclvc1104pwr-etched.step / cdclvc1104pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cdclvc1104pwr.step / cdclvc1104pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 7b5ccb44b8bc0016, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF