← Commit history

Set visibility: public

Ray ·d91556a523 · ·parent 6a09941
1 file changed +10−7
page.json+10−7
@@ -44,7 +44,7 @@         "number": "2",         "name": "S0",         "type": "input",-        "description": "User-programmable control input S0; LVCMOS inputs; 500-k\u03a9 internal pullup; input voltage range 0-1.9 V."+        "description": "User-programmable control input S0; LVCMOS inputs; 500-kΩ internal pullup; input voltage range 0-1.9 V."       },       {         "number": "3",@@ -80,13 +80,13 @@         "number": "8",         "name": "Y3",         "type": "output",-        "description": "LVCMOS output clock; programmable frequency up to 230 MHz; output current \u00b112 mA @ 3.3 V, \u00b110 mA @ 2.5 V."+        "description": "LVCMOS output clock; programmable frequency up to 230 MHz; output current ±12 mA @ 3.3 V, ±10 mA @ 2.5 V."       },       {         "number": "9",         "name": "Y2",         "type": "output",-        "description": "LVCMOS output clock; programmable frequency up to 230 MHz; output current \u00b112 mA @ 3.3 V, \u00b110 mA @ 2.5 V."+        "description": "LVCMOS output clock; programmable frequency up to 230 MHz; output current ±12 mA @ 3.3 V, ±10 mA @ 2.5 V."       },       {         "number": "10",@@ -98,13 +98,13 @@         "number": "11",         "name": "Y1",         "type": "output",-        "description": "LVCMOS output clock; programmable frequency up to 230 MHz; output current \u00b112 mA @ 3.3 V, \u00b110 mA @ 2.5 V."+        "description": "LVCMOS output clock; programmable frequency up to 230 MHz; output current ±12 mA @ 3.3 V, ±10 mA @ 2.5 V."       },       {         "number": "12",         "name": "SCL/S2",         "type": "input",-        "description": "SCL: serial clock input LVCMOS (default configuration) with 500-k\u03a9 internal pullup; or S2: user-programmable control input; input voltage range 0-3.6 V."+        "description": "SCL: serial clock input LVCMOS (default configuration) with 500-kΩ internal pullup; or S2: user-programmable control input; input voltage range 0-3.6 V."       },       {         "number": "13",@@ -130,7 +130,7 @@         "consensus": "agreed",         "guards": "pin_guards 0.1: passed",         "guard_notes": [-          "extractor flagged: Pins 12 and 13 are dual-function pins: SCL/S2 and SDA/S1 respectively. Default configuration uses th; VDDOUT supply voltage range for CDCE913PWR is 2.3\u20133.6 V (typically 3.3 V or 2.5 V). This differs fro"+          "extractor flagged: Pins 12 and 13 are dual-function pins: SCL/S2 and SDA/S1 respectively. Default configuration uses th; VDDOUT supply voltage range for CDCE913PWR is 2.3–3.6 V (typically 3.3 V or 2.5 V). This differs fro"         ],         "pages_sent": 38,         "cost_usd": 0.3007,@@ -196,5 +196,8 @@     "docs/cdce913pwr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file