CDCE62005RGZT

{
  "slug": "cdce62005rgzt",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Clock Generators / Frequency Synthesizers / PLL, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "clock and timing",
    "cdce62005rgzt",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "cdce62005rgzt.kicad_sym",
    "cdce62005rgzt.kicad_mod",
    "cdce62005rgzt.glb",
    "cdce62005rgzt.step",
    "cdce62005rgzt.lbr",
    "docs/hero.png",
    "docs/cdce62005rgzt-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "cdce62005rgzt-hero.glb",
    "cdce62005rgzt-hero.overlay.json",
    "cdce62005rgzt-etched.glb"
  ],
  "component": {
    "mpn": "CDCE62005RGZT",
    "manufacturer": "Texas Instruments",
    "package": "VQFN-48-EP(7x7)",
    "pin_count": 49,
    "category": "Clock and Timing",
    "subcategory": "Clock Generators / Frequency Synthesizers / PLL",
    "datasheet": "https://www.ti.com/lit/ds/symlink/cdce62005rgzt.pdf",
    "parts": {
      "symbol": "cdce62005rgzt.kicad_sym",
      "footprint": "cdce62005rgzt.kicad_mod",
      "model_3d": "cdce62005rgzt-hero.glb",
      "model_3d_plain": "cdce62005rgzt-etched.glb",
      "model_3d_step": "cdce62005rgzt-etched.step",
      "model_3d_step_plain": "cdce62005rgzt.step",
      "lbr": "cdce62005rgzt.lbr"
    },
    "distributor_links": {
      "lcsc": "C108170",
      "digikey": "296-23947-2-ND",
      "mouser": "595-CDCE62005RGZT"
    },
    "distributor_check": {
      "checked_at": "2026-10-30T22:27:20Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-23947-2-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "595-CDCE62005RGZT",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VCC_IN_SEC",
        "type": "power_in",
        "description": "3.3-V supply for the secondary reference input buffer and circuitry."
      },
      {
        "number": "2",
        "name": "SEC_REF–",
        "type": "input",
        "description": "Universal input buffer (LVPECL, LVDS) negative input for the secondary reference clock; for LVCMOS on SEC_REF+, connect through a 1-kΩ resistor to GND."
      },
      {
        "number": "3",
        "name": "SEC_REF+",
        "type": "input",
        "description": "Universal input buffer (LVPECL, LVDS, LVCMOS) positive input for the secondary reference clock."
      },
      {
        "number": "4",
        "name": "REG_CAP1",
        "type": "passive",
        "description": "Capacitor for the internal regulator; connect a 10-µF capacitor (X5R or X7R)."
      },
      {
        "number": "5",
        "name": "VCC1_PLL",
        "type": "power_in",
        "description": "3.3-V PLL supply voltage for the PLL circuitry (filter required)."
      },
      {
        "number": "6",
        "name": "U4P",
        "type": "output",
        "description": "Positive side of output 4, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "7",
        "name": "U4N",
        "type": "output",
        "description": "Negative side of output 4, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "8",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "9",
        "name": "U3P",
        "type": "output",
        "description": "Positive side of output 3, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "10",
        "name": "U3N",
        "type": "output",
        "description": "Negative side of output 3, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "11",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "12",
        "name": "Power_Down",
        "type": "input",
        "description": "Active-low power-down control with internal 150-kΩ pull-up (defaults to logic 1); SPI_LE must be high at the rising edge to load the EEPROM."
      },
      {
        "number": "13",
        "name": "AUX OUT",
        "type": "output",
        "description": "Auxiliary LVCMOS output programmable via SPI to be driven by Output 2 or Output 3."
      },
      {
        "number": "14",
        "name": "SYNC",
        "type": "input",
        "description": "Active-low sync mode control with internal 150-kΩ pull-up (defaults to logic 1)."
      },
      {
        "number": "15",
        "name": "VCC_AUXOUT",
        "type": "power_in",
        "description": "3.3-V supply for the AUX_OUT circuitry."
      },
      {
        "number": "16",
        "name": "U2P",
        "type": "output",
        "description": "Positive side of output 2, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "17",
        "name": "U2N",
        "type": "output",
        "description": "Negative side of output 2, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "18",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "19",
        "name": "U1P",
        "type": "output",
        "description": "Positive side of output 1, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "20",
        "name": "U1N",
        "type": "output",
        "description": "Negative side of output 1, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "21",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "22",
        "name": "SPI_MISO",
        "type": "tri_state",
        "description": "3-state LVCMOS output enabled when SPI_LE is asserted low; serial data output to the SPI bus interface."
      },
      {
        "number": "23",
        "name": "SPI_MOSI",
        "type": "input",
        "description": "LVCMOS serial control data input (Master Out Slave In) for the SPI bus, with internal 150-kΩ pull-up (defaults to logic 1)."
      },
      {
        "number": "24",
        "name": "SPI_CLK",
        "type": "input",
        "description": "LVCMOS serial control clock input for the SPI bus with hysteresis and internal 150-kΩ pull-up (defaults to logic 1)."
      },
      {
        "number": "25",
        "name": "SPI_LE",
        "type": "input",
        "description": "LVCMOS SPI latch enable with hysteresis and internal 150-kΩ pull-up; must be logic 1 before Power_Down goes low-to-high for the EEPROM to load properly."
      },
      {
        "number": "26",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "27",
        "name": "U0P",
        "type": "output",
        "description": "Positive side of output 0, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "28",
        "name": "U0N",
        "type": "output",
        "description": "Negative side of output 0, configurable as LVPECL, LVDS or LVCMOS via SPI, with EEPROM-configurable power-up setting."
      },
      {
        "number": "29",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "30",
        "name": "TESTOUTA",
        "type": "passive",
        "description": "Reserved analog pin; pull down to GND via a 1-kΩ resistor."
      },
      {
        "number": "31",
        "name": "REF_SEL",
        "type": "input",
        "description": "External reference select when Auto Reference Select is off (1: PRI_REF, 0: SEC_REF), with internal 150-kΩ pull-up; ignored when auto select is on."
      },
      {
        "number": "32",
        "name": "VCC_OUT",
        "type": "power_in",
        "description": "3.3-V supply for the output buffers and output dividers."
      },
      {
        "number": "33",
        "name": "TEST_MODE",
        "type": "input",
        "description": "Test mode pin that should be tied high or left unconnected."
      },
      {
        "number": "34",
        "name": "VCC_VCO",
        "type": "power_in",
        "description": "3.3-V VCO input buffer and circuitry supply voltage (filter required)."
      },
      {
        "number": "35",
        "name": "VCC_VCO",
        "type": "power_in",
        "description": "3.3-V VCO input buffer and circuitry supply voltage (filter required)."
      },
      {
        "number": "36",
        "name": "GND_VCO",
        "type": "power_in",
        "description": "Ground that connects to VCO ground (shorted to GND)."
      },
      {
        "number": "37",
        "name": "PLL_LOCK",
        "type": "output",
        "description": "Output that indicates PLL lock status."
      },
      {
        "number": "38",
        "name": "REG_CAP2",
        "type": "passive",
        "description": "Capacitor for the internal regulator; connect a 10-µF capacitor (X5R or X7R)."
      },
      {
        "number": "39",
        "name": "VCC2_PLL",
        "type": "power_in",
        "description": "3.3-V PLL supply voltage for the PLL circuitry (filter required)."
      },
      {
        "number": "40",
        "name": "EXT_LFP",
        "type": "passive",
        "description": "External loop filter input, positive."
      },
      {
        "number": "41",
        "name": "EXT_LFN",
        "type": "passive",
        "description": "External loop filter input, negative."
      },
      {
        "number": "42",
        "name": "VCC2_PLL",
        "type": "power_in",
        "description": "3.3-V PLL supply voltage for the PLL circuitry (filter required)."
      },
      {
        "number": "43",
        "name": "AUX IN",
        "type": "input",
        "description": "Single-ended auxiliary input including an on-board oscillator circuit so a crystal may be connected."
      },
      {
        "number": "44",
        "name": "VCC_AUXIN",
        "type": "power_in",
        "description": "3.3-V supply for the crystal oscillator input circuitry."
      },
      {
        "number": "45",
        "name": "PRI_REF+",
        "type": "input",
        "description": "Universal input buffer (LVPECL, LVDS, LVCMOS) positive input for the primary reference clock."
      },
      {
        "number": "46",
        "name": "PRI_REF–",
        "type": "input",
        "description": "Universal input buffer (LVPECL, LVDS) negative input for the primary reference clock; for LVCMOS on PRI_REF+, connect through a 1-kΩ resistor to GND."
      },
      {
        "number": "47",
        "name": "VCC_IN_PRI",
        "type": "power_in",
        "description": "3.3-V supply for the primary reference input buffer and circuitry."
      },
      {
        "number": "48",
        "name": "VBB",
        "type": "passive",
        "description": "Capacitor for the internal termination voltage; connect a 1-µF capacitor (X5R or X7R)."
      },
      {
        "number": "49",
        "name": "EP",
        "type": "passive",
        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-sonnet-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Datasheet text labels the exposed thermal pad only as 'PAD' (no numeric pin number given), so the nu; Pin types for analog pins (REG_CAP1/2, VBB, EXT_LFP/LFN, TESTOUTA) are listed as 'Analog' in the dat"
        ],
        "pages_sent": 12,
        "cost_usd": 0.1369,
        "at": "2026-10-30T22:27:10"
      },
      "datasheet": {
        "url": "https://www.ti.com/lit/ds/symlink/cdce62005rgzt.pdf",
        "pages": 85,
        "sha256": "25f7bd77e1d2f7ec",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 49,
        "described": 49,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "cdce62005rgzt.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          7.0,
          7.0,
          0.77
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",
        "checked": "2026-10-30",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "cdce62005rgzt-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          7.0,
          7.0,
          0.77
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "74c4ca656a2f1a8285a9a2536a38098bd93973632de80243ceec1664677f5a37",
        "checked": "2026-10-30",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}