Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74HCT240PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

CD74HCT240PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low three-state output enable for the group 1 buffers (1Y0-1Y3).
2 1A0 input Buffered data input 0 of group 1, inverted to pin 18 in the '240.
3 2Y3 tri_state Three-state inverting output 3 of group 2, driven from 2A3.
4 1A1 input Buffered data input 1 of group 1, inverted to pin 16 in the '240.
5 2Y2 tri_state Three-state inverting output 2 of group 2, driven from 2A2.
6 1A2 input Buffered data input 2 of group 1, inverted to pin 14 in the '240.
7 2Y1 tri_state Three-state inverting output 1 of group 2, driven from 2A1.
8 1A3 input Buffered data input 3 of group 1, inverted to pin 12 in the '240.
9 2Y0 tri_state Three-state inverting output 0 of group 2, driven from 2A0.
10 GND power_in Ground.
11 2A0 input Buffered data input 0 of group 2, inverted to pin 9 in the '240.
12 1Y3 tri_state Three-state inverting output 3 of group 1, driven from 1A3.
13 2A1 input Buffered data input 1 of group 2, inverted to pin 7 in the '240.
14 1Y2 tri_state Three-state inverting output 2 of group 1, driven from 1A2.
15 2A2 input Buffered data input 2 of group 2, inverted to pin 5 in the '240.
16 1Y1 tri_state Three-state inverting output 1 of group 1, driven from 1A1.
17 2A3 input Buffered data input 3 of group 2, inverted to pin 3 in the '240.
18 1Y0 tri_state Three-state inverting output 0 of group 1, driven from 1A0.
19 2OE input Active-low three-state output enable for the group 2 buffers (2Y0-2Y3) in the '240.
20 VCC power_in Supply voltage, 4.5 V to 5.5 V for HCT types, with a 0.1-µF bypass capacitor recommended close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: CD74HCT240PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: cd74hct240pwr-etched.step / cd74hct240pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hct240pwr.step / cd74hct240pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 46be7e24bb9dfe79, retrieved 2026-10-01, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF