Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74HCT132M96

Texas Instruments · Gates · SOIC-14

CD74HCT132M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1, Input A. Schmitt-trigger TTL-compatible CMOS input (VIL(max)=0.8 V, VIH(min)=2 V). High impedance, Ci ~10 pF.
2 1B input Channel 1, Input B. Schmitt-trigger TTL-compatible CMOS input (VIL(max)=0.8 V, VIH(min)=2 V).
3 1Y output Channel 1, Output Y. Balanced CMOS push-pull output; Y = NOT(1A AND 1B). IOH/IOL up to ±4 mA at VCC=4.5 V.
4 2A input Channel 2, Input A. Schmitt-trigger TTL-compatible CMOS input.
5 2B input Channel 2, Input B. Schmitt-trigger TTL-compatible CMOS input.
6 2Y output Channel 2, Output Y. Balanced CMOS push-pull output; Y = NOT(2A AND 2B).
7 GND power_in Ground (0 V) reference for the device.
8 3Y output Channel 3, Output Y. Balanced CMOS push-pull output; Y = NOT(3A AND 3B).
9 3A input Channel 3, Input A. Schmitt-trigger TTL-compatible CMOS input.
10 3B input Channel 3, Input B. Schmitt-trigger TTL-compatible CMOS input.
11 4Y output Channel 4, Output Y. Balanced CMOS push-pull output; Y = NOT(4A AND 4B).
12 4A input Channel 4, Input A. Schmitt-trigger TTL-compatible CMOS input.
13 4B input Channel 4, Input B. Schmitt-trigger TTL-compatible CMOS input.
14 VCC power_in Positive supply, 4.5 V to 5.5 V recommended (7 V absolute maximum). Decouple with a local ceramic cap to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • CD74HCT132M96M
  • CD74HCT132M96
  • CD74HCT132M96E
  • CD74HCT132M96J

CAD (KiCad official)

  • Symbol: CD74HCT132M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hct132m96-etched.step / cd74hct132m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hct132m96.step / cd74hct132m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 506cbb9d63e575d6, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF