component

CD74HCT04M96

Public Made by Adom

by adom

Texas Instruments Logic ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icscd74hct04m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers cd74hct04m96: viewers · Ray 13d ago
cd74hct04m96-etched.glb Publish 0.1.0 · Ray 13d ago
cd74hct04m96-etched.step cd74hct04m96: factory component page (tier=mfr) · Ray 13d ago
cd74hct04m96-hero.glb cd74hct04m96: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
cd74hct04m96-hero.overlay.json Publish 0.1.0 · Ray 13d ago
cd74hct04m96.glb Publish 0.1.0 · Ray 13d ago
cd74hct04m96.kicad_mod Publish 0.1.0 · Ray 13d ago
cd74hct04m96.kicad_sym Publish 0.1.0 · Ray 13d ago
cd74hct04m96.lbr Publish 0.1.0 · Ray 13d ago
cd74hct04m96.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

CD74HCT04M96

Texas Instruments · Logic ICs · SOIC-14

CD74HCT04M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input of inverter 1; HCT inputs are LSTTL-compatible with VIL max 0.8 V and VIH min 2 V at VCC 4.5 V to 5.5 V.
2 1Y output Inverted output of gate 1 (Y = NOT A); standard outputs drive 10 LSTTL loads.
3 2A input Input of inverter 2; HCT inputs are LSTTL-compatible with VIL max 0.8 V and VIH min 2 V at VCC 4.5 V to 5.5 V.
4 2Y output Inverted output of gate 2 (Y = NOT A); standard outputs drive 10 LSTTL loads.
5 3A input Input of inverter 3; HCT inputs are LSTTL-compatible with VIL max 0.8 V and VIH min 2 V at VCC 4.5 V to 5.5 V.
6 3Y output Inverted output of gate 3 (Y = NOT A); standard outputs drive 10 LSTTL loads.
7 GND power_in Ground reference for the device.
8 4Y output Inverted output of gate 4 (Y = NOT A); standard outputs drive 10 LSTTL loads.
9 4A input Input of inverter 4; HCT inputs are LSTTL-compatible with VIL max 0.8 V and VIH min 2 V at VCC 4.5 V to 5.5 V.
10 5Y output Inverted output of gate 5 (Y = NOT A); standard outputs drive 10 LSTTL loads.
11 5A input Input of inverter 5; HCT inputs are LSTTL-compatible with VIL max 0.8 V and VIH min 2 V at VCC 4.5 V to 5.5 V.
12 6Y output Inverted output of gate 6 (Y = NOT A); standard outputs drive 10 LSTTL loads.
13 6A input Input of inverter 6; HCT inputs are LSTTL-compatible with VIL max 0.8 V and VIH min 2 V at VCC 4.5 V to 5.5 V.
14 VCC power_in Supply voltage; HCT types operate from 4.5 V to 5.5 V, with an absolute maximum of 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High Level Input Voltage VIH 2 V VCC = 4.5 to 5.5 V 4
Low Level Input Voltage VIL 0.8 V VCC = 4.5 to 5.5 V 4
High Level Output Voltage, CMOS Loads VOH 4.4 V VI = VIH or VIL, IO = -0.02 mA, VCC = 4.5 V 4
High Level Output Voltage, TTL Loads VOH 3.98 V IO = -4 mA, VCC = 4.5 V, TA = 25 °C 4
High Level Output Voltage, TTL Loads VOH 3.84 V IO = -4 mA, VCC = 4.5 V, TA = -40 to 85 °C 4
High Level Output Voltage, TTL Loads VOH 3.7 V IO = -4 mA, VCC = 4.5 V, TA = -55 to 125 °C 4
Low Level Output Voltage, CMOS Loads VOL 0.1 V VI = VIH or VIL, IO = 0.02 mA, VCC = 4.5 V 4
Low Level Output Voltage, TTL Loads VOL 0.26 V IO = 4 mA, VCC = 4.5 V, TA = 25 °C 4
Low Level Output Voltage, TTL Loads VOL 0.33 V IO = 4 mA, VCC = 4.5 V, TA = -40 to 85 °C 4
Low Level Output Voltage, TTL Loads VOL 0.4 V IO = 4 mA, VCC = 4.5 V, TA = -55 to 125 °C 4
Input Leakage Current II -0.1 0.1 µA VI = VCC and GND, VCC = 5.5 V, TA = 25 °C 4
Input Leakage Current II -1 1 µA VI = VCC and GND, VCC = 5.5 V, TA = -40 to 85 °C 4
Quiescent Device Current ICC 2 µA VI = VCC or GND, VCC = 5.5 V, TA = 25 °C 4
Quiescent Device Current ICC 20 µA VI = VCC or GND, VCC = 5.5 V, TA = -40 to 85 °C 4
Quiescent Device Current ICC 40 µA VI = VCC or GND, VCC = 5.5 V, TA = -55 to 125 °C 4
Additional Quiescent Device Current Per Input Pin: 1 Unit Load ΔICC 100 360 µA VI = VCC - 2.1 V, VCC = 4.5 to 5.5 V, TA = 25 °C 4
Additional Quiescent Device Current Per Input Pin: 1 Unit Load ΔICC 450 µA VI = VCC - 2.1 V, VCC = 4.5 to 5.5 V, TA = -40 to 85 °C 4
Additional Quiescent Device Current Per Input Pin: 1 Unit Load ΔICC 490 µA VI = VCC - 2.1 V, VCC = 4.5 to 5.5 V, TA = -55 to 125 °C 4
Propagation Delay, Input to Output tPLH, tPHL 19 ns Input tr, tf = 6 ns; CL = 50 pF; VCC = 4.5 V; TA = 25 °C 5
Propagation Delay, Input to Output tPLH, tPHL 24 ns Input tr, tf = 6 ns; CL = 50 pF; VCC = 4.5 V; TA = -40 to 85 °C 5
Propagation Delay, Input to Output tPLH, tPHL 29 ns Input tr, tf = 6 ns; CL = 50 pF; VCC = 4.5 V; TA = -55 to 125 °C 5
Transition Times tTLH, tTHL 15 ns Input tr, tf = 6 ns; CL = 50 pF; VCC = 4.5 V; TA = 25 °C 5
Transition Times tTLH, tTHL 19 ns Input tr, tf = 6 ns; CL = 50 pF; VCC = 4.5 V; TA = -40 to 85 °C 5
Transition Times tTLH, tTHL 22 ns Input tr, tf = 6 ns; CL = 50 pF; VCC = 4.5 V; TA = -55 to 125 °C 5
Input Capacitance CI 10 pF 5
Supply Voltage Range, HCT Types VCC 4.5 5.5 V HCT types 3
Temperature Range TA -55 125 °C 3
DC Input or Output Voltage VI, VO 0 V Upper limit is VCC 3
Input Rise and Fall Time 500 ns VCC = 4.5 V 3
DC Supply Voltage VCC -0.5 7 V 3
DC Input Diode Current IIK -20 20 mA For VI < -0.5 V or VI > VCC + 0.5 V 3
DC Output Diode Current IOK -20 20 mA For VO < -0.5 V or VO > VCC + 0.5 V 3
DC Output Source or Sink Current per Output Pin IO -25 25 mA For VO > -0.5 V or VO < VCC + 0.5 V 3
DC VCC or Ground Current ICC or IGND -50 50 mA 3
Maximum Storage Temperature Range -65 150 °C 3
Maximum Lead Temperature (Soldering 10 s) 300 °C SOIC - lead tips only 3
Maximum Junction Temperature (Plastic Package) 150 °C Plastic package 3
Thermal Resistance, Junction to Ambient (M SOIC Package) θJA 86 °C/W Typical, per JESD 51-7 3

CAD (KiCad official)

  • Symbol: CD74HCT04M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hct04m96-etched.step / cd74hct04m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hct04m96.step / cd74hct04m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 1c5c57c362fb4e8b, retrieved 2026-10-17, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF