component

CD74HCT03M96

Public Made by Adom

by adom

Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd74hct03m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12h ago
viewers cd74hct03m96: viewers · Ray 12h ago
cd74hct03m96-etched.glb cd74hct03m96: factory component page (tier=lcsc) · Ray 12h ago
cd74hct03m96-etched.step cd74hct03m96: factory component page (tier=lcsc) · Ray 12h ago
cd74hct03m96-hero.glb Publish 0.1.0 · Ray 12h ago
cd74hct03m96-hero.overlay.json Publish 0.1.0 · Ray 12h ago
cd74hct03m96.glb Publish 0.1.0 · Ray 12h ago
cd74hct03m96.kicad_mod Publish 0.1.0 · Ray 12h ago
cd74hct03m96.kicad_sym Publish 0.1.0 · Ray 12h ago
cd74hct03m96.lbr Publish 0.1.0 · Ray 12h ago
cd74hct03m96.step Publish 0.1.0 · Ray 12h ago
package.json Publish 0.1.0 · Ray 12h ago
page.json Set visibility: public · Ray 12h ago
README.md Initial commit: component/cd74hct03m96 · Ray 12h ago

CD74HCT03M96

Texas Instruments · Logic Gates · SOIC-14

CD74HCT03M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input TTL-compatible CMOS input for NAND gate 1 input A; VIH(min)=2V, VIL(max)=0.8V
2 1B input TTL-compatible CMOS input for NAND gate 1 input B; VIH(min)=2V, VIL(max)=0.8V
3 1Y output Open-drain output for NAND gate 1; pulls low when both 1A and 1B inputs are high
4 2A input TTL-compatible CMOS input for NAND gate 2 input A; VIH(min)=2V, VIL(max)=0.8V
5 2B input TTL-compatible CMOS input for NAND gate 2 input B; VIH(min)=2V, VIL(max)=0.8V
6 2Y output Open-drain output for NAND gate 2; pulls low when both 2A and 2B inputs are high
7 GND power_in Ground reference
8 3Y output Open-drain output for NAND gate 3; pulls low when both 3A and 3B inputs are high
9 3A input TTL-compatible CMOS input for NAND gate 3 input A; VIH(min)=2V, VIL(max)=0.8V
10 3B input TTL-compatible CMOS input for NAND gate 3 input B; VIH(min)=2V, VIL(max)=0.8V
11 4Y output Open-drain output for NAND gate 4; pulls low when both 4A and 4B inputs are high
12 4A input TTL-compatible CMOS input for NAND gate 4 input A; VIH(min)=2V, VIL(max)=0.8V
13 4B input TTL-compatible CMOS input for NAND gate 4 input B; VIH(min)=2V, VIL(max)=0.8V
14 VCC power_in Positive supply voltage; recommended operating range 4.5V to 5.5V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74HCT03M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hct03m96-etched.step / cd74hct03m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hct03m96.step / cd74hct03m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 41c111dddcc07a2c, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF